

## 120-V BOOT, 3-A PEAK, HIGH-FREQUENCY HIGH-SIDE/LOW-SIDE DRIVER

### FEATURES

- Qualified for Automotive Applications
- Specified from  $-40^{\circ}\text{C}$  to  $140^{\circ}\text{C}$
- Drives Two N-Channel MOSFETs in High-Side/Low-Side Configuration
- Maximum Boot Voltage 120 V
- Maximum  $V_{DD}$  Voltage 20 V
- On-Chip 0.65-V VF, 0.6- $\Omega$  RD Bootstrap Diode
- Greater than 1 MHz of Operation
- 20-ns Propagation Delay Times
- 3-A Sink, 3-A Source Output Currents
- 8-ns Rise/7-ns Fall Time with 1000-pF Load
- 1-ns Delay Matching
- Undervoltage Lockout for High-Side and Low-Side Driver

### APPLICATIONS

- Power Supplies for Telecom, Datacom, and Merchant Markets
- Half-Bridge Applications and Full-Bridge Converters
- Isolated Bus Architecture
- Two-Switch Forward Converters
- Active-Clamp Forward Converters
- High-Voltage Synchronous-Buck Converters
- Class-D Audio Amplifiers

### DESCRIPTION


The UCC27200/1 family of high-frequency N-channel MOSFET drivers include a 120-V bootstrap diode and high-side/low-side driver with independent inputs for maximum control flexibility. This allows for N-channel MOSFET control in half-bridge, full-bridge, two-switch forward, and active clamp forward converters. The low-side and the high-side gate drivers are independently controlled and matched to 1 ns between the turn-on and turn-off of each other.

An on-chip bootstrap diode eliminates the external discrete diodes. Undervoltage lockout is provided for both the high-side and the low-side drivers, forcing the outputs low if the drive voltage is below the specified threshold.

Two versions of the UCC2720x are offered – the UCC27200 has high-noise-immune CMOS input thresholds, and the UCC27201 has TTL-compatible thresholds.

Both devices are offered in the 8-pin PowerPad™ SOIC (DDA) package.

### Simplified Application Diagram



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPad is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2008, Texas Instruments Incorporated

## ORDERING INFORMATION<sup>(1)</sup>

T <sub>J</sub>	INPUT COMPATIBILITY	PACKAGE <sup>(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 140°C	CMOS	PowerPad – DDA	Reel of 2500	UCC27200QDDARQ1	27200Q
	TTL			UCC27201QDDARQ1	27201Q

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).  
(2) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).

## ABSOLUTE MAXIMUM RATINGS<sup>(1)(2)</sup>

over operating free-air temperature (unless otherwise noted)

V <sub>DD</sub>	Supply voltage range		–0.3 V to 20 V
V <sub>LI</sub> , V <sub>HI</sub>	Input voltages on LI and HI		–0.3 V to 20 V
V <sub>LO</sub>	Output voltage on LO	DC	–0.3 V to V <sub>DD</sub> + 0.3 V
		Repetitive pulse < 100 ns	–2 V to V <sub>DD</sub> + 0.3 V
V <sub>HO</sub>	Output voltage on HO	DC	V <sub>HS</sub> – 0.3 V to V <sub>HB</sub> + 0.3 V
		Repetitive pulse < 100 ns	V <sub>HS</sub> – 2 V to V <sub>HB</sub> + 0.3 V, (V <sub>HB</sub> – V <sub>HS</sub> < 20)
V <sub>HS</sub>	HS voltage range	DC	–1 V to 120 V
		Repetitive pulse < 100 ns	–5 V to 120 V
V <sub>HB</sub>	HB voltage range		–0.3 V to 120 V
	HB-HS voltage range		–0.3 V to 20 V
T <sub>J</sub>	Operating virtual-junction temperature range		–40°C to 150°C
T <sub>stg</sub>	Storage temperature range		–65°C to 150°C
T <sub>lead</sub>	Lead temperature	Soldering, 10 seconds	300°C
P <sub>D</sub>	Power dissipation	T <sub>A</sub> = 25°C <sup>(3)</sup>	2.7 W

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
(2) All voltages are with respect to V<sub>SS</sub>. Currents are positive into, negative out of the specified terminal.  
(3) This data was taken using the JEDEC proposed high-K test PCB (See *Thermal Characteristics* for details).

## RECOMMENDED OPERATING CONDITIONS


		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply voltage range	8	12	17	V
V <sub>HS</sub>	HS voltage	–1		105	V
	HS voltage (repetitive pulse <100 ns)	–5		110	
V <sub>HB</sub>	HB voltage	V <sub>HS</sub> + 8, V <sub>DD</sub> – 1		V <sub>HS</sub> + 17, 115	V
	Voltage slew rate on HS			50	V/ns
T <sub>J</sub>	Operating junction temperature	–40		140	°C
ESD	Electrostatic discharge protection	Human-Body Model (HBM)		2000	V
		Charged-Device Model (CDM)		1000	

## THERMAL CHARACTERISTICS

over operating free-air temperature range, maximum power dissipation at ambient temperature:  $P_D = (150 - T_A)/\theta_{JA}$  (unless otherwise noted)

PACKAGE	$\theta_{JA}$ (JUNCTION TO AMBIENT)	$\theta_{JC}$ (JUNCTION TO CASE)	$\theta_{JP}$ (JUNCTION TO THERMAL PAD)
DDA <sup>(1)</sup>	46°C/W	71°C/W	4.8°C/W

- (1) Test board conditions:
- a. 3-in × 3-in, four layers, 0.062-in thickness
  - b. 2-oz copper traces located on the top and bottom of the PCB
  - c. 2-oz copper ground planes on the internal two layers
  - d. Six thermal vias in the PowerPad area under the device package



**Figure 1. Wirebond Life**

## ELECTRICAL CHARACTERISTICS

over operating free-air temperature range,  $V_{DD} = V_{HB} = 12\text{ V}$ ,  $V_{HS} = V_{SS} = 0\text{ V}$ , No load on LO or HO,  
 $T_A = T_J = -40^\circ\text{C}$  to  $140^\circ\text{C}$  (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Supply Currents</b>							
$I_{DD}$	$V_{DD}$ quiescent current		$V_{LI} = V_{HI} = 0$		0.4	0.8	mA
$I_{DDO}$	$V_{DD}$ operating current	UCC27200	$f = 500\text{ kHz}$ , $C_{LOAD} = 0$		2.5	4	mA
		UCC27201			3.8	5.5	
$I_{HB}$	Boot voltage quiescent current		$V_{LI} = V_{HI} = 0\text{ V}$		0.4	0.8	mA
$I_{HBO}$	Boot voltage operating current		$f = 500\text{ kHz}$ , $C_{LOAD} = 0$		2.5	4	mA
$I_{HBS}$	HB to $V_{SS}$ quiescent current		$V_{HS} = V_{HB} = 110\text{ V}$		0.0005	1	$\mu\text{A}$
$I_{HBSO}$	HB to $V_{SS}$ operating current		$f = 500\text{ kHz}$ , $C_{LOAD} = 0$		0.1		mA
<b>Input</b>							
$V_{HIT}$	Input rising threshold	UCC27200			5.8	8	V
$V_{LIT}$	Input falling threshold	UCC27200		3	5.4		V
$V_{IHYS}$	Input voltage hysteresis	UCC27200			0.4		V
$V_{HIT}$	Input voltage threshold	UCC27201			1.7	2.5	V
$V_{LIT}$	Input voltage threshold	UCC27201		0.8	1.6		V
$V_{IHYS}$	Input voltage hysteresis	UCC27201			100		mV
$R_{IN}$	Input pulldown resistance			100	200	350	k $\Omega$
<b>Undervoltage Lockout (UVLO) Protection</b>							
	$V_{DD}$ rising threshold			6.2	7.1	7.8	V
	$V_{DD}$ threshold hysteresis				0.5		V
	VHB rising threshold			5.8	6.7	7.2	V
	VHB threshold hysteresis				0.4		V
<b>Bootstrap Diode</b>							
$V_F$	Low-current forward voltage		$I_{VDD} - HB = 100\text{ }\mu\text{A}$		0.65	0.85	V
$V_{FI}$	High-current forward voltage		$I_{VDD} - HB = 100\text{ mA}$		0.85	1.1	
$R_D$	Dynamic resistance, $\Delta V_F/\Delta I$		$I_{VDD} - HB = 100\text{ mA}$ and $80\text{ mA}$		0.6	1.0	$\Omega$
<b>LO Gate Driver</b>							
$V_{LOL}$	Low level output voltage		$I_{LO} = 100\text{ mA}$		0.18	0.4	V
$V_{LOH}$	High level output voltage	$I_{LO} = -100\text{ mA}$ , $V_{LOH} = V_{DD} - V_{LO}$	$T_J = -40^\circ\text{C}$ to $125^\circ\text{C}$		0.25	0.4	V
			$T_J = -40^\circ\text{C}$ to $140^\circ\text{C}$		0.25	0.42	
	Peak pullup current		$V_{LO} = 0\text{ V}$		3		A
	Peak pulldown current		$V_{LO} = 12\text{ V}$		3		A
<b>HO Gate Driver</b>							
$V_{HOL}$	Low-level output voltage		$I_{HO} = 100\text{ mA}$		0.18	0.4	V
$V_{HOH}$	High-level output voltage	$I_{HO} = -100\text{ mA}$ , $V_{HOH} = V_{HB} - V_{HO}$	$T_J = -40^\circ\text{C}$ to $125^\circ\text{C}$		0.25	0.4	V
			$T_J = -40^\circ\text{C}$ to $140^\circ\text{C}$		0.25	0.42	
	Peak pullup current		$V_{HO} = 0\text{ V}$		3		A
	Peak pulldown current		$V_{HO} = 12\text{ V}$		3		A

## ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range,  $V_{DD} = V_{HB} = 12\text{ V}$ ,  $V_{HS} = V_{SS} = 0\text{ V}$ , No load on LO or HO,  
 $T_A = T_J = -40^\circ\text{C}$  to  $140^\circ\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
Propagation Delays							
T <sub>DLFF</sub>	V <sub>LI</sub> falling to V <sub>LO</sub> falling	C <sub>LOAD</sub> = 0	T <sub>J</sub> = −40°C to 125°C		20	45	ns
			T <sub>J</sub> = −40°C to 140°C		20	50	ns
T <sub>DHFF</sub>	V <sub>HI</sub> falling to V <sub>HO</sub> falling	C <sub>LOAD</sub> = 0	T <sub>J</sub> = −40°C to 125°C		20	45	ns
			T <sub>J</sub> = −40°C to 140°C		20	50	ns
T <sub>DLRR</sub>	V <sub>LI</sub> rising to V <sub>LO</sub> rising	C <sub>LOAD</sub> = 0	T <sub>J</sub> = −40°C to 125°C		20	45	ns
			T <sub>J</sub> = −40°C to 140°C		20	50	ns
T <sub>DHRR</sub>	V <sub>HI</sub> rising to V <sub>HO</sub> rising	C <sub>LOAD</sub> = 0	T <sub>J</sub> = −40°C to 125°C		20	45	ns
			T <sub>J</sub> = −40°C to 140°C		20	50	ns
Delay Matching							
T <sub>MON</sub>	LI ON, HI OFF				1	7	ns
T <sub>MOFF</sub>	LI OFF, HI ON				1	7	ns
Output Rise and Fall Time							
t <sub>R</sub>	LO, HO	C <sub>LOAD</sub> = 1000 pF			8		ns
t <sub>F</sub>	LO, HO	C <sub>LOAD</sub> = 1000 pF			7		ns
t <sub>R</sub>	LO, HO (3 V to 9 V)	C <sub>LOAD</sub> = 0.1 μF			0.35	0.6	μs
t <sub>F</sub>	LO, HO (3 V to 9 V)	C <sub>LOAD</sub> = 0.1 μF			0.3	0.6	μs
Miscellaneous							
	Minimum input pulse width that changes the output					50	ns
	Bootstrap diode turn-off time	I <sub>F</sub> = 20 mA, I <sub>REV</sub> = 0.5 A <sup>(1)(2)</sup>			20		ns

(1) Typical values for  $T_A = 25^\circ\text{C}$

(2)  $I_F$ : Forward current applied to bootstrap diode.  $I_{REV}$ : Reverse current applied to bootstrap diode.

## TYPICAL CHARACTERISTICS




Figure 2.




Figure 3.




Figure 4.




Figure 5.

## TYPICAL CHARACTERISTICS (continued)




Figure 6.




Figure 7.




Figure 8.




Figure 9.

## TYPICAL CHARACTERISTICS (continued)




Figure 10.




Figure 11.




Figure 12.




Figure 13.



## TYPICAL CHARACTERISTICS (continued)




Figure 14.




Figure 15.




Figure 16.




Figure 17.

## TYPICAL CHARACTERISTICS (continued)

DELAY MATCHING  
vs  
TEMPERATURE




Figure 18.

OUTPUT CURRENT  
vs  
OUTPUT VOLTAGE




Figure 19.

DIODE CURRENT  
vs  
DIODE VOLTAGE




Figure 20.

QUIESCENT CURRENT  
vs  
SUPPLY VOLTAGE





Figure 21.

## DEVICE INFORMATION

**DDA PACKAGE  
(TOP VIEW)**



- A. The V<sub>SS</sub> pin and the exposed thermal die pad are internally connected.

## TERMINAL FUNCTIONS

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
V <sub>DD</sub>	1	I	Positive supply to the lower gate driver. Decouple this pin to V <sub>SS</sub> (GND). Typical decoupling capacitor range is 0.22 $\mu$ F to 1.0 $\mu$ F.
HB	2	I	High-side bootstrap supply. The bootstrap diode is on-chip, but the external bootstrap capacitor is required. Connect positive side of the bootstrap capacitor to this pin. Typical range of HB bypass capacitor is 0.022 $\mu$ F to 0.1 $\mu$ F, however, the value is dependant on the gate charge of the high-side MOSFET.
HO	3	O	High-side output. Connect to the gate of the high-side power MOSFET.
HS	4	I	High-side source connection. Connect to source of high-side power MOSFET. Connect negative side of bootstrap capacitor to this pin.
HI	5	I	High-side input
LI	6	I	Low-side input
V <sub>SS</sub>	7	O	Negative supply terminal for the device which is generally grounded
LO	8	O	Low-side output. Connect to the gate of the low-side power MOSFET.
PowerPAD	PAD		Electrically referenced to V <sub>SS</sub> (GND). Connect to a large thermal mass trace or GND plane to dramatically improve thermal performance.

# FUNCTIONAL BLOCK DIAGRAM




Figure 22. Timing Diagrams

## APPLICATION INFORMATION

### Functional Description

The UCC27200 and UCC27201 are high-side/low-side drivers. The high side and low side each have independent inputs, which allow maximum flexibility of input control signals in the application. The boot diode for the high-side driver bias supply is internal to the UCC27200 and UCC27201. The UCC27200 is the CMOS-compatible input version, and the UCC27201 is the TTL- or logic-compatible version. The high-side driver is referenced to the switch node (HS), which is typically the source pin of the high side MOSFET and drain pin of the low-side MOSFET. The low-side driver is referenced to  $V_{SS}$ , which is typically ground. The functions contained are the input stages, UVLO protection, level shift, boot diode, and output driver stages.

#### NOTE:

The term UCC2720x applies to both the UCC27200 and UCC27201.

### Input Stages

The input stages provide the interface to the PWM output signals. The input impedance of the UCC27200 is 200 k $\Omega$  nominal and input capacitance is approximately 2 pF. The 200 k $\Omega$  is a pulldown resistance to  $V_{SS}$  (ground). The CMOS compatible input of the UCC27200 provides a rising threshold of 48% of  $V_{DD}$  and falling threshold of 45% of  $V_{DD}$ . The inputs of the UCC27200 are intended to be driven from 0 to  $V_{DD}$  levels.

The input stages of the UCC27201 incorporate an open drain configuration to provide the lower input thresholds. The input impedance is 200 k $\Omega$  nominal and input capacitance is approximately 4 pF. The 200 k $\Omega$  is a pulldown resistance to  $V_{SS}$  (ground). The logic level compatible input provides a rising threshold of 1.7 V and a falling threshold of 1.6 V.

### Undervoltage Lockout (UVLO)

The bias supplies for the high-side and low-side drivers have UVLO protection.  $V_{DD}$  as well as  $V_{HB}$  to  $V_{HS}$  differential voltages are monitored. The  $V_{DD}$  UVLO disables both drivers when  $V_{DD}$  is below the specified threshold. The rising  $V_{DD}$  threshold is 7.1 V with 0.5-V hysteresis. The  $V_{HB}$  UVLO disables only the high-side driver when the  $V_{HB}$  to  $V_{HS}$  differential voltage is below the specified threshold. The  $V_{HB}$  UVLO rising threshold is 6.7 V with 0.4-V hysteresis.

### Level Shift

The level-shift circuit is the interface from the high-side input to the high-side driver stage, which is referenced to the switch node (HS). The level shift allows control of the HO output referenced to the HS pin and provides excellent delay matching with the low-side driver.

### Boot Diode

The boot diode necessary to generate the high-side bias is included in the UCC2720x family of drivers. The diode anode is connected to  $V_{DD}$  and cathode connected to VHB. With the VHB capacitor connected to HB and the HS pins, the  $V_{HB}$  capacitor charge is refreshed every switching cycle when HS transitions to ground. The boot diode provides fast recovery times, low diode resistance, and a voltage rating margin that allow for efficient and reliable operation.

### Output Stages

The output stages are the interface to the power MOSFETs in the power train. High slew rate, low resistance and high peak current capability of both output drivers allow for efficient switching of the power MOSFETs. The low-side output stage is referenced from  $V_{DD}$  to  $V_{SS}$  and the high-side is referenced from  $V_{HB}$  to  $V_{HS}$ .

## Design Tips

### Switching the MOSFETs

Achieving optimum drive performance at high frequency efficiently requires special attention to layout and minimizing parasitic inductances. Care must be taken at the driver die and package level as well as the PCB layout to reduce parasitic inductances as much as possible. Figure 23 shows the main parasitic inductance elements and current flow paths during the turn on and turn off of the MOSFET by charging and discharging its CGS capacitance.






Figure 23. MOSFET Drive Paths and Circuit Parasitics

The  $I_{SOURCE}$  current charges the  $C_{GS}$  gate capacitor and the  $I_{SINK}$  current discharges it. The rise and fall time of the voltage across the gate to source defines how quickly the MOSFET can be switched. Based on actual measurements, the analytical curves in [Figure 24](#) and [Figure 25](#) indicate the output voltage and current of the drivers during the discharge of the load capacitor. [Figure 24](#) shows voltage and current as a function of time. [Figure 25](#) indicates the relationship of voltage and current during fast switching. These figures demonstrate the actual switching process and limitations due to parasitic inductances.



**Figure 24. Turn-Off Voltage and Current vs Time**



**Figure 25. Turn-Off Voltage and Current Switching**

Turning off the MOSFET must be achieved as fast as possible to minimize switching losses. For this reason, the UCC2720x drivers are designed for high peak currents and low output resistance. The sink capability is specified as 0.18 V at 100-mA dc current, implying  $1.8\text{-}\Omega$   $R_{DS(on)}$ . With 12-V drive voltage, no parasitic inductance, and a linear resistance, one would expect initial sink current amplitude of 6.7 A for both high-side and low-side drivers. Assuming a pure R-C discharge circuit of the gate capacitor, one would expect the voltage and current waveforms to be exponential. Due to the parasitic inductances and nonlinear resistance of the driver MOSFETs, the actual waveforms have some ringing, and the peak sink current of the drivers is approximately 3.3 A, as shown in Figure 19. The overall parasitic inductance of the drive circuit is estimated at 4 nH.

Actual measured waveforms are shown in Figure 26 and Figure 27. As shown, the typical rise time of 8 ns and fall time of 7 ns is conservatively rated.




Figure 26.  $V_{LO}$  and  $V_{HO}$  Rise Time, 1-nF Load, 5 ns/Div





Figure 27.  $V_{LO}$  and  $V_{HO}$  Fall Time, 1-nF Load, 5-ns/Div




## Dynamic Switching of the MOSFETs

The true behavior of MOSFETs presents a dynamic capacitive load primarily at the gate to source threshold voltage. Using the turn-off case as the example, when the gate to source threshold voltage is reached, the drain voltage starts rising, and the drain-to-gate parasitic capacitance couples charge into the gate, resulting in the turn-off plateau. The relatively low threshold voltages of many MOSFETs and the increased charge that must be removed (Miller charge) makes good driver performance necessary for efficient switching. An open-loop half-bridge power converter was utilized to evaluate performance in actual applications. The schematic of the half-bridge converter is shown in [Figure 30](#). The turn-off waveforms of the UCC27200 driving two MOSFETs in parallel are shown in [Figure 28](#) and [Figure 29](#).




**Figure 28.  $V_{LO}$  Fall Time in Half-Bridge Converter**



**Figure 29.  $V_{HO}$  Fall Time in Half-Bridge Converter**





## Figure 30. Open-Loop Half-Bridge Converter

## Delay Matching and Narrow Pulse Widths

The total delays encountered in the PWM, driver, and power stage must be considered for a number of reasons, primarily for the delay in current limit response. Also to be considered are differences in delays between the drivers which can lead to various concerns depending on the topology. The sync-buck topology switching requires careful selection of dead time between the high- and low-side switches to avoid cross conduction and excessive body diode conduction. Bridge topologies can be affected by a resulting volt-sec imbalance on the transformer, if there is imbalance in the high- and low-side pulse widths in a steady-state condition.

Narrow pulse width performance is an important consideration when transient and short circuit conditions are encountered. Although there may be relatively long steady state PWM output-driver-MOSFET signals, very narrow pulses may be encountered in soft start, large load transients, and short-circuit conditions.

The UCC2720x driver family offers excellent performance in high- and low-side driver delay matching and narrow pulse width performance. The delay matching waveforms are shown in Figure 31 and Figure 32. The UCC2720x driver narrow pulse performance is shown in Figure 33 and Figure 34.




Figure 31.  $V_{LO}$  and  $V_{HO}$  Rising Edge Delay Matching



Figure 32.  $V_{LO}$  and  $V_{HO}$  Falling Edge Delay Matching




Figure 33. 20-ns Input Pulse Delay Matching




Figure 34. 10-ns Input Pulse Delay Matching

## Boot-Diode Performance


The UCC2720x family of drivers internally incorporates the bootstrap diode necessary to generate the high-side bias. The characteristics of this diode are important to achieve efficient reliable operation. The dc characteristics to consider are  $V_F$  and dynamic resistance. A low  $V_F$  and high dynamic resistance results in a high forward voltage during charging of the bootstrap capacitor. The UCC2720x has a boot diode rated at 0.65-V  $V_F$  and dynamic resistance of 0.6  $\Omega$  for reliable charge transfer to the bootstrap capacitor. The dynamic characteristics to consider are diode recovery time and stored charge. Diode recovery times that are specified with no conditions can be misleading. Diode recovery times at no forward current ( $I_F$ ) can be noticeably less than with forward current applied. The UCC2720x boot diode recovery is specified at 20 ns at  $I_F = 20$  mA,  $I_{REV} = 0.5$  A. At 0-mA  $I_F$ , the reverse recovery time is 15 ns.

Another less obvious consideration is how the stored charge of the diode is affected by applied voltage. On every switching transition when the HS node transitions from low to high, charge is removed from the boot capacitor to charge the capacitance of the reverse-biased diode. This is a portion of the driver power losses and it reduces the voltage on the HB capacitor. At higher applied voltages, the stored charge of the UCC2720x PN diode is often less than a comparable Schottky diode.

## Layout Recommendations

To improve the switching characteristics and efficiency of a design, the following layout rules should be followed.

- Locate the driver as close as possible to the MOSFETs.
- Locate the  $V_{DD}$  and  $V_{HB}$  (bootstrap) capacitors as close as possible to the driver.
- Pay close attention to the GND trace. Use the thermal pad of the DDA package as GND by connecting it to the  $V_{SS}$  pin (GND). Note: The GND trace from the driver goes directly to the source of the MOSFET but should not be in the high current path of the MOSFET(S) drain or source current.
- Use similar rules for the HS node as for GND for the high side driver.
- Use wide traces for LO and HO closely following the associated GND or HS traces. Where possible, widths of 60 mil to 100 mil are preferred.
- Use two or more vias if the driver outputs or SW node need to be routed from one layer to another. For GND, the number of vias should be a consideration of the thermal pad requirements as well as parasitic inductance.
- Avoid  $L_I$  and  $H_I$  (driver input) going close to the HS node or any other high dV/dT traces that can induce significant noise into the relatively high-impedance leads.
- Keep in mind that a poor layout can cause a significant drop in efficiency versus a good PCB layout and can even lead to decreased reliability of the whole system.



**Figure 35. Example Component Placement**

### Additional References

These references and links to additional information may be found at [www.ti.com](http://www.ti.com).

1. Additional layout guidelines for PCB land patterns may be found in application brief [SLUA271](#).
2. Additional thermal performance guidelines may be found in application reports [SLMA002](#) and [SLMA004](#).

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
UCC27200QDDARQ1	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR	-40 to 125	27200Q	<a href="#">Samples</a>
UCC27201QDDARQ1	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR	-40 to 125	27201Q	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF UCC27200-Q1, UCC27201-Q1 :**



- 
- Catalog: [UCC27200](#), [UCC27201](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC27200QDDARQ1	SO Power PAD	DDA	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC27201QDDARQ1	SO Power PAD	DDA	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC27200QDDARQ1	SO PowerPAD	DDA	8	2500	367.0	367.0	35.0
UCC27201QDDARQ1	SO PowerPAD	DDA	8	2500	367.0	367.0	35.0

DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.

DDA (R-PDSO-G8)


PowerPAD™ PLASTIC SMALL OUTLINE

## THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206322-5/L 05/12

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)