www.ti.com

SCDS261E - MARCH 2008 - REVISED MAY 2013

# 0.65-Ω DUAL SPDT ANALOG SWITCHES WITH NEGATIVE SIGNALING CAPABILITY

Check for Samples: TS5A22362, TS5A22364


### **FEATURES**

- Specified Break-Before-Make Switching
- Negative Signaling Capability: Maximum Swing From –2.75 V to 2.75 V (V<sub>+</sub> = 2.75 V)
- Internal Shunt Switch Prevents Audible Clickand-Pop When Switching Between Two Sources (TS5A22364)
- Low ON-State Resistance (0.65 Ω Typical)
- Low Charge Injection
- Excellent ON-State Resistance Matching
- 2.3-V to 5.5-V Power Supply (V<sub>+</sub>)
- Latch-Up Performance Exceeds 100 mA Per JESD 78. Class II
- ESD Performance Tested Per JESD 22
  - 2500-V Human-Body Model (A114-B, Class II)
  - 1500-V Charged-Device Model (C101)
  - 200-V Machine Model (A115-A)


### **APPLICATIONS**

- Cell Phones
- PDAs
- Portable Instrumentation
- Audio Routing
- Medical Imaging

#### YZP PACKAGE




#### DRC PACKAGE (TOP VIEW)



The exposed center pad, if used, must be connected as a secondary GND or left electrically open.

#### DGS PACKAGE (TOP VIEW)



#### YZP PACKAGE TERMINAL ASSIGNMENTS

D	IN1	GND	IN2
С	NC1		NC2
В	COM1		COM2
Α	NO1	V <sub>+</sub>	NO2
	3	2	1



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## **DESCRIPTION**

The TS5A22362 and TS5A22364 are single-pole double-throw (SPDT) analog switches designed to operate from 2.3 V to 5.5 V. The devices feature negative signal capability that allows signals below ground to pass through the switch without distortion. Additionally, the TS5A22364 includes an internal shunt switch, which automatically discharges any capacitance at the NC or NO terminals when they are unconnected to COM. This reduces the audible click/pop noise when switching between two sources. The break-before-make feature prevents signal distortion during the transferring of a signal from one path to another. Low ON-state resistance, excellent channel-to-channel ON-state resistance matching, and minimal total harmonic distortion (THD) performance are ideal for audio applications. The 3x3 mm DRC package is also available as a non-magnetic package for medical imaging application.

### **ORDERING INFORMATION**

For package and ordering information, see the Package Option Addendum at the end of this document.

### **SUMMARY OF CHARACTERISTICS**

 $V_{+} = 2.7 \text{ V}, T_{\Delta} = 25^{\circ}\text{C}$ 

Configuration	2:1 Multiplexer/Demultiplexer (2 × SPDT)
Number of channels	2
ON-state resistance (r <sub>on</sub> )	0.65 Ω
ON-state resistance match (Δr <sub>on</sub> )	0.023 Ω
ON-state resistance flatness (r <sub>on(flat)</sub> )	0.18 Ω
Turn-on/turn-off time (t <sub>ON</sub> /t <sub>OFF</sub> )	80 ns/70 ns
Break-before-make time (t <sub>BBM</sub> )	7 ns
Charge injection (Q <sub>C</sub> )	150 pC
Bandwidth (BW)	17 MHz
OFF isolation (O <sub>ISO</sub> )	–66 dB at 100 kHz
Crosstalk (X <sub>TALK</sub> )	–75 dB at 100 kHz
Total harmonic distortion (THD)	0.01%
Leakage current (I <sub>NO(OFF)</sub> , I <sub>NC(OFF)</sub> )	50 nA
Package options	10-pin WCSP (YZP), 10-pin VSSOP (DGS), and 10-pin SON (DRC)

### **FUNCTION TABLE**

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
Н	OFF	ON



#### **APPLICATION BLOCK DIAGRAMS**




Figure 1. TS5A22364 Application Block Diagram

### Shunt Switch (TS5A22364)

The  $50-\Omega$  shunt switches on the TS5A22364 automatically discharge any capacitance at the NC or NO terminals when they are unconnected to COM. This reduces audible click-and-pop sounds that occur when switching between audio sources. Audible clicks and pops are caused when a step DC voltage is switched into the speaker. By automatically discharging the side that is not connected, any residual DC voltage is removed, thereby reducing the clicks and pops.




Figure 2. TS5A22362 Application Block Diagram

### **Negative Signaling Capacity**

The TS5A22362 and TS5A22364 dual SPDT switches feature negative signal capability that allows signals below ground to pass through without distortion. These analog switches operate from a single +2.3-V to +5.5-V supply. The input/output signal swing of the device is dependant of the supply voltage  $V_+$ : the devices pass signals as high as  $V_+$  and as low as  $V_+ - 5.5$  V, including signals below ground with minimal distortion.

Table 1 shows the input/output signal swing the user can get with different supply voltages.



#### Table 1. INPUT/OUTPUT SIGNAL SWING

SUPPLY VOLTAGE, V+	$\begin{array}{c} \text{MINIMUM} \\ (\text{V}_{\text{NC}}, \text{V}_{\text{NO}}, \text{V}_{\text{COM}}) = \text{V}_{+} - 5.5 \end{array}$	$\begin{array}{c} \text{MAXIMUM} \\ (\text{V}_{\text{NC}},  \text{V}_{\text{NO}},  \text{V}_{\text{COM}}) = \text{V}_{+} \end{array}$
5.5 V	0 V	5.5 V
4.2 V	–1.3 V	4.2 V
3.3 V	–2.2 V	3.3 V
3 V	–2.5 V	3 V
2.5 V	−3 V	2.5 V

## ABSOLUTE MINIMUM AND MAXIMUM RATINGS(1)(2)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>+</sub>	Supply voltage range (3)		-0.5	6	V
V <sub>NC</sub> V <sub>NO</sub> V <sub>COM</sub>	Analog voltage range <sup>(3)</sup> (4) (5)		V <sub>+</sub> - 6	V <sub>+</sub> + 0.5	V
I <sub>I/OK</sub>	Analog port diode current	$V_{NC}$ , $V_{NO}$ , $V_{COM} < 0$ or $V_{NC}$ , $V_{NO}$ , $V_{COM} > V_{+}$	-50	50	mA
I <sub>NC</sub>	ON-state switch current		-150	150	
I <sub>NO</sub> I <sub>COM</sub>	ON-state peak switch current <sup>(6)</sup>	$V_{NC}$ , $V_{NO}$ , $V_{COM} = 0$ to $V_{+}$	-300	300	mA
I <sub>NC</sub> (3) (7) (8)	ON-state switch current		-350	350	
I <sub>NO</sub> (3) (7) (8) I <sub>COM</sub> (3) (7) (8)	ON-state peak switch current <sup>(6)</sup>	$V_{NC}$ , $V_{NO}$ , $V_{COM} = 0$ to $V_{+}$	-500	500	mA
VI	Digital input voltage range		-0.5	6.5	V
I <sub>IK</sub>	Digital input clamp current (3)(4)	V <sub>I</sub> < 0	-50	50	mA
I <sub>+</sub> I <sub>GND</sub>	Continuous current through V₊or GND		-100	100	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (5) This value is limited to 5.5 V maximum.
- (6) Pulse at 1-ms duration <10% duty cycle.
- (7)  $V_{+} = 3.0 \text{ V to } 5.0 \text{ V}, T_{A} = -40^{\circ}\text{C to } 85^{\circ}\text{C}.$
- (8) For YZP package only.

## THERMAL IMPEDANCE RATINGS

				UNIT
		DGS package	56.5	
$\theta_{JA}$	Package thermal impedance (1)	DRC package	165.36	°C/W
		YZP package	93	

(1) The package thermal impedance is calculated in accordance with JESD 51-7.

www.ti.com

# **ELECTRICAL CHARACTERISTICS FOR 2.5-V SUPPLY<sup>(1)</sup>**

 $V_{+} = 2.3 \text{ V}$  to 2.7 V,  $T_{\Delta} = -40^{\circ}\text{C}$  to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST COND	ITIONS	T <sub>A</sub>	V <sub>+</sub>	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	$V_{COM}$ , $V_{NO}$ , $V_{NC}$					V <sub>+</sub> - 5.5		V <sub>+</sub>	٧
ON-state		$V_{NC}$ or $V_{NO} = V_{+}$ , 1.5 V,	COM to NO or NC,	25°C			0.65	0.94	_
resistance	r <sub>on</sub>	$V_{+} - 5.5 \text{ V}$ $I_{COM} = -100 \text{ mA},$	See Figure 16	Full	2.7 V			1.04	Ω
ON-state				25°C			0.023	0.11	
resistance match between channels	Δr <sub>on</sub>	$V_{NC}$ or $V_{NO} = 1.5 \text{ V}$ , $I_{COM} = -100 \text{ mA}$ ,	COM to NO or NC, See Figure 16	Full	2.7 V			0.15	Ω
ON-state		$V_{NC}$ or $V_{NO} = V_{+}$ , 1.5 V,	COM to NO or NC,	25°C			0.18	0.46	_
resistance flatness	r <sub>on(flat)</sub>	$V_{+} - 5.5 \text{ V}$ $I_{COM} = -100 \text{ mA},$	See Figure 16	Full	2.7 V			0.5	Ω
Shunt switch resistance (TS5A22364 only)	r <sub>SH</sub>	I <sub>NO</sub> or I <sub>NC</sub> = 10 mA		Full	2.7 V		25	50	Ω
		$V_{NC} = 2.25 \text{ V}, V_{+} - 5.5 \text{ V}$		25°C		-50		50	
NC, NO OFF leakage current (TS5A22362 Only)	I <sub>NC(OFF)</sub> , I <sub>NO(OFF)</sub>	$\begin{array}{l} V_{COM} = V_{+} - 5.5 \text{ V}, \ 2.25 \text{ V} \\ V_{NO} = \text{Open} \\ \text{COM to NO} \\ \text{or} \\ V_{NO} = 2.25 \text{ V}, \ V_{+} - 5.5 \text{ V}, \\ V_{COM} = V_{+} - 5.5 \text{ V}, \ 2.25 \text{ V} \\ V_{NC} = \text{Open} \\ \text{COM to NC} \end{array}$	See Figure 17	Full	2.7	-375		375	nA
COM		V <sub>NC</sub> and V <sub>NO</sub> = Open,	0 5 40	25°C	0.7.1/	-50		50	
ON leakage current	I <sub>COM(ON)</sub>	$V_{COM} = V_+, V_+ - 5.5 V,$	See Figure 18	Full	2.7 V	-375		375	nA
Digital Control In	puts (IN) <sup>(2)</sup>								
Input logic high	V <sub>IH</sub>			Full	-	1.4		5.5	V
Input logic low	V <sub>IL</sub>			Full				0.6	V
Input leakage	las la	$V_{IN} = V_+ \text{ or } 0$		25°C	2.7 V	-250		250	nA
current	I <sub>IH</sub> , I <sub>IL</sub>	VIN - V+ 01 0		Full	Z.1 V	-250		250	ш

<sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

<sup>(2)</sup> All unused digital inputs of the device must be held at V<sub>+</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



# **ELECTRICAL CHARACTERISTICS FOR 2.5-V SUPPLY<sup>(1)</sup> (continued)**

 $V_{+} = 2.3 \text{ V}$  to 2.7 V,  $T_{A} = -40^{\circ}\text{C}$  to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST COND	ITIONS	TA	V <sub>+</sub>	MIN	TYP	MAX	UNIT
Dynamic									
		V V	C 25 ~ F	25°C	2.5 V		44	80	
Turn-on time	t <sub>ON</sub>	$V_{COM} = V_+,$ $R_L = 300 \Omega,$	C <sub>L</sub> = 35 pF, See Figure 20	Full	2.3 V to 2.7 V			80	ns
		V V	C 25 ~ F	25°C	2.5 V		22	70	
Turn-off time	t <sub>OFF</sub>	$V_{COM} = V_+,$ $R_L = 300 \Omega,$	C <sub>L</sub> = 35 pF, See Figure 20	Full	2.3 V to 2.7 V			70	ns
Break-before- make time	t <sub>BBM</sub>	See Figure 21 for TS5A22 See Figure 22 for TS5A22		25°C	2.5 V	1	7		ns
Charge injection	Q <sub>C</sub>	$V_{GEN} = 0,$ $R_{GEN} = 0,$	$C_L = 1 \text{ nF},$ See Figure 26	25°C	2.5 V		150		pC
NC, NO OFF capacitance (TS5A22362 only)	C <sub>NC(OFF)</sub> , C <sub>NO(OFF)</sub>	$V_{NC}$ or $V_{NO} = V_{+}$ or GND,	See Figure 19	25°C	2.5 V		70		pF
NC, NO, COM ON capacitance	C <sub>COM(ON)</sub>	$V_{COM} = V_{+}$ or GND, Switch ON, $f = 10$ MHz	See Figure 19	25°C	2.5 V		370		pF
Digital input capacitance	C <sub>I</sub>	$V_I = V_+$ or GND	See Figure 19	25°C	2.5 V		2.6		pF
Bandwidth	BW	$R_L = 50 \Omega, -3 dB$	See Figure 21	25°C	2.5 V		17		MHz
OFF isolation	O <sub>ISO</sub>	R <sub>L</sub> = 50 Ω	f = 100 kHz, See Figure 24	25°C	2.5 V		-66		dB
Crosstalk	X <sub>TALK</sub>	R <sub>L</sub> = 50 Ω	f = 100 kHz, See Figure 25	25°C	2.5 V		-75		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 15 pF,$	f = 20 Hz to 20 kHz, See Figure 27	25°C	2.5 V		0.01		%
Supply									
Positive supply current	I <sub>+</sub>	V <sub>I</sub> = V+ or GND		25°C Full	2.7 V		0.2	1.1	μΑ
Positive supply current	l <sub>+</sub>	V <sub>I</sub> = V+ - 5.5 V		Full	2.7 V			3.3	μA

www.ti.com

# **ELECTRICAL CHARACTERISTICS FOR 3.3-V SUPPLY<sup>(1)</sup>**

 $V_{+} = 3 \text{ V to } 3.6 \text{ V}, T_{A} = -40^{\circ}\text{C to } 85^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

PARAMETER	SYMBOL	TEST CONE	DITIONS	T <sub>A</sub>	V <sub>+</sub>	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	$V_{COM}$ , $V_{NO}$ , $V_{NC}$					V <sub>+</sub> - 5.5		V <sub>+</sub>	V
		$V_{NC}$ or $V_{NO} \le V_+$ ,	COM to NO or	25°C			0.61	0.87	
ON-state resistance	r <sub>on</sub>	$I.5 V,$ $V_{+} - 5.5 V,$ $I_{COM} = -100 \text{ mA},$	NC, See Figure 16	Full	3 V			0.97	Ω
ON-state		V V 45V	COM to NO or	25°C			0.024	0.13	
resistance match between channels	Δr <sub>on</sub>	$V_{NC}$ or $V_{NO} = 1.5 \text{ V}$ , $I_{COM} = -100 \text{ mA}$ ,	NC, See Figure 16	Full	3 V			0.13	Ω
ON-state		$V_{NC}$ or $V_{NO} \le V_+$ ,	COM to NO or	25°C			0.12	0.46	
resistance flatness	r <sub>on(flat)</sub>	$I_{.5} V$ , $V_{+} - 5.5 V$ , $I_{COM} = -100 \text{ mA}$ ,	NC, See Figure 16	Full	3 V			0.5	Ω
Shunt switch resistance (TS5A22364 only)	r <sub>SH</sub>	I <sub>NO</sub> or I <sub>NC</sub> = 10 mA		Full	3 V		25	37	Ω
		$V_{NC} = 3 \text{ V}, V_{+} - 5.5 \text{ V}$		25°C		-50		50	
NC, NO OFF leakage current (TS5A22362 only)	I <sub>NC(OFF)</sub> , I <sub>NO(OFF)</sub>	$\begin{array}{l} V_{COM} = V_{+} - 5.5 \text{ V}, 3 \text{ V} \\ V_{NO} = \text{Open} \\ \text{COM to NO} \\ \text{or} \\ V_{NO} = 3 \text{ V}, V_{+} - 5.5 \text{ V}, \\ V_{COM} = V_{+} - 5.5 \text{ V}, 3 \text{ V} \\ V_{NC} = \text{Open} \\ \text{COM to NC} \end{array}$	See Figure 17	Full	3.6 V	-375		375	nA
COM		$V_{NC}$ and $V_{NO}$ = Open,	COM to NO or	25°C	0.01/	-50		50	
ON leakage current	I <sub>COM(ON)</sub>	$V_{COM} = V_{+}, V_{+} - 5.5 V,$	NC, See Figure 18	Full	3.6 V	-375		375	nA
Digital Control Inp	puts (IN) <sup>(2)</sup>								
Input logic high	V <sub>IH</sub>			Full		1.4		5.5	V
Input logic low	V <sub>IL</sub>			Full				8.0	V
Input leakage	L. L.	$V_{IN} = V_{+} \text{ or } 0$		25°C	3.6 V	-250		250	nA
current	I <sub>IH</sub> , I <sub>IL</sub>	v <sub>IN</sub> = v + 01 0		Full	3.0 V	-250		250	ПА

<sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

<sup>(2)</sup> All unused digital inputs of the device must be held at V₁ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# **ELECTRICAL CHARACTERISTICS FOR 3.3-V SUPPLY<sup>(1)</sup> (continued)**

 $V_{+} = 3 \text{ V}$  to 3.6 V,  $T_{A} = -40^{\circ}\text{C}$  to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST COI	NDITIONS	T <sub>A</sub>	V <sub>+</sub>	MIN	TYP	MAX	UNIT
Dynamic					1			ļ.	
		V V	C 25 n C	25°C	3.3 V		34	80	
Turn-on time	t <sub>ON</sub>	$V_{COM} = V_+,$ $R_L = 300 \Omega,$	C <sub>L</sub> = 35 pF, See Figure 20	Full	3 V to 3.6 V			80	ns
		\/ \/	0 25 -5	25°C	3.3 V		19	70	
Turn-off time	t <sub>OFF</sub>	$V_{COM} = V_+,$ $R_L = 300 \Omega,$	C <sub>L</sub> = 35 pF, See Figure 20	Full	3 V to 3.6 V			70	ns
Break-before- make time	t <sub>BBM</sub>	See Figure 21 for TS5A See Figure 22 for TS5A		25°C	3.3 V	1	7		ns
Charge injection	Q <sub>C</sub>	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0,	C <sub>L</sub> = 1 nF, See Figure 26	25°C	3.3 V		150		pC
NC, NO OFF capacitance (TS5A22362 only)	C <sub>NC(OFF)</sub> , C <sub>NO(OFF)</sub>	$V_{NC}$ or $V_{NO} = V_{+}$ or $V_{+} - 5.5 V$ ,	See Figure 19	25°C	3.3 V		70		pF
NC, NO, COM ON capacitance	C <sub>COM(ON)</sub>	$V_{COM} = V_{+} \text{ or GND},$ f = 10 MHz	See Figure 19	25°C	3.3 V		370		pF
Digital input capacitance	Cı	$V_I = V_+ \text{ or GND}$	See Figure 19	25°C	3.3 V		2.6		pF
Bandwidth	BW	$R_L = 50 \Omega, -3 dB$	Switch ON, See Figure 21	25°C	3.3 V		17.5		MHz
OFF isolation	O <sub>ISO</sub>	$R_L = 50 \Omega$ ,	f = 100 kHz, See Figure 24	25°C	3.3 V		-68		dB
Crosstalk	X <sub>TALK</sub>	$R_L = 50 \Omega$ ,	f = 100 kHz, See Figure 25	25°C	3.3 V		-76		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 15 pF,$	f = 20 Hz to 20 kHz, See Figure 27	25°C	3.3 V		0.008		%
Supply									
		V = VI or GND		25°C	3.6 V		0.1	1.2	μA
Positive supply current	I <sub>+</sub>	$V_I = V + \text{ or GND}$		Full	3.0 V			1.3	μА
cappi) canon		V <sub>I</sub> = V+ -5.5 V		Full	3.6 V			3.4	μΑ

www.ti.com

## **ELECTRICAL CHARACTERISTICS FOR 5-V SUPPLY<sup>(1)</sup>**

 $V_{\perp} = 4.5 \text{ V}$  to 5.5 V.  $T_{\Delta} = -40^{\circ}\text{C}$  to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDI	TIONS	$T_A$	V <sub>+</sub>	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	$V_{COM}$ , $V_{NO}$ , $V_{NC}$					V <sub>+</sub> - 5.5		V <sub>+</sub>	٧
ON-state		$V_{NC}$ or $V_{NO} = V_{+}$ , 1.6 V,	COM to NO or	25°C	45.7		0.52	0.74	•
resistance	r <sub>on</sub>	$V_{+} = -5.5 \text{ V},$ $I_{COM} = -100 \text{ mA},$	NC, See Figure 16	Full	4.5 V			0.83	Ω
ON-state		VV	COM to NO or	25°C			0.04	0.23	
resistance match between channels	Δr <sub>on</sub>	$V_{NC}$ or $V_{NO} = 1.6 \text{ V}$ , $I_{COM} = -100 \text{ mA}$ ,	NC, See Figure 16	Full	4.5 V			0.30	Ω
ON-state	_	$V_{NC}$ or $V_{NO} = V_{+}$ , 1.6 V,	COM to NO or	25°C	45.7		0.076	0.46	_
resistance flatness	r <sub>on(flat)</sub>	$V_{+} = -5.5 \text{ V},$ $I_{COM} = -100 \text{ mA},$	NC, See Figure 16	Full	4.5 V			0.5	Ω
Shunt switch resistance (TS5A22364 only)	r <sub>SH</sub>	I <sub>NO</sub> or I <sub>NC</sub> = 10 mA		Full	4.5 V		16	36	Ω
		V <sub>NC</sub> = 4.5 V, V <sub>+</sub> - 5.5 V		25°C		-50		50	
NC, NO OFF leakage current	I <sub>NC(OFF)</sub> , I <sub>NO(OFF)</sub>	$\begin{split} &V_{COM} = V_{+} - 5.5 \text{ V}, \ 4.5 \text{ V} \\ &V_{NO} = \text{Open} \\ &COM \text{ to NO} \\ &\text{or} \\ &V_{NO} = 4.5 \text{ V}, \ V_{+} - 5.5 \text{ V}, \\ &V_{COM} = V_{+} - 5.5 \text{ V}, \ 4.5 \text{ V} \\ &V_{NC} = \text{Open} \\ &COM \text{ to NC} \end{split}$	See Figure 17	Full	5.5 V	-375		375	nA
COM		$V_{NC}$ and $V_{NO}$ = Open,	0 5 10	25°C		-50		50	
ON leakage current	I <sub>COM(ON)</sub>	$V_{COM} = V_+, V_+ - 5.5 V,$	See Figure 18	Full	5.5 V	-375		375	nA
Digital Control In	puts (IN) <sup>(2)</sup>								
Input logic high	V <sub>IH</sub>			Full		2.4		5.5	V
Input logic low	$V_{IL}$			Full				8.0	V
Input leakage	I <sub>IH</sub> , I <sub>IL</sub>	$V_{IN} = V_{+} \text{ or } 0$		25°C	5.5 V	-250		250	nA
current	'IH', 'IL	* IIV — * + OI O		Full	0.0 4	-250		250	

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

Product Folder Links: TS5A22362 TS5A22364

All unused digital inputs of the device must be held at  $V_+$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.




# **ELECTRICAL CHARACTERISTICS FOR 5-V SUPPLY<sup>(1)</sup> (continued)**


 $V_{+} = 4.5 \text{ V}$  to 5.5 V,  $T_{A} = -40^{\circ}\text{C}$  to 85°C (unless otherwise noted)


PARAMETER	SYMBOL	TEST COI	NDITIONS	TA	V <sub>+</sub>	MIN	TYP	MAX	UNIT
Dynamic									
		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	0 05 - 5	25°C	5 V		27	80	·
Turn-on time	t <sub>ON</sub>	$V_{COM} = V_+,$ $R_L = 300 \Omega,$	$C_L = 35 pF$ , See Figure 20	Full	4.5 V to 5.5 V			80	ns
		V V	C 25 x 5	25°C	5 V		13	70	
Turn-off time	t <sub>OFF</sub>	$V_{COM} = V_+,$ $R_L = 300 \Omega,$	$C_L = 35 \text{ pF},$ See Figure 20	Full	4.5 V to 5.5 V			70	ns
Break-before- make time	t <sub>BBM</sub>	$V_{NC} = V_{NO} = V_{+}/2$ $R_{L} = 300 \Omega,$	$C_L = 35 \text{ pF},$ See Figure 21	25°C	5 V	1	3.5		ns
Charge injection	Q <sub>C</sub>	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0,	$C_L = 1 \text{ nF},$ See Figure 26	25°C	5 V		10		pC
NC, NO OFF capacitance (TS5A22362 only)	C <sub>NC(OFF)</sub> , C <sub>NO(OFF)</sub>	$V_{NC}$ or $V_{NO} = V_{+}$ or $V_{+} - 5.5 V$ ,	See Figure 19	25°C	5 V		70		pF
NC, NO, COM ON capacitance	C <sub>COM(ON)</sub>	$V_{COM} = V_{+} \text{ or GND},$	See Figure 19	25°C	5 V		370		pF
Digital input capacitance	C <sub>I</sub>	$V_I = V_+$ or GND	See Figure 19	25°C	5 V		2.6		pF
Bandwidth	BW	$R_L = 50 \Omega$ ,	See Figure 21	25°C	5 V		18.3		MHz
OFF isolation	O <sub>ISO</sub>	$R_L = 50 \Omega$ ,	f = 100 kHz, See Figure 24	25°C	5 V		-70		dB
Crosstalk	X <sub>TALK</sub>	$R_L = 50 \Omega$ ,	f = 100 kHz, See Figure 25	25°C	5 V		-78		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 15 pF,$	f = 20 Hz to 20 kHz, See Figure 27	25°C	5 V		0.009		%
Supply									
		$V_I = V_+$ or GND		25°C			0.2	1.3	
Positive supply current	I <sub>+</sub>	VI = V+ OI GIND		Full	5.5 V			3.5	μΑ
cappi) carroin		$V_1 = V_+ - 5.5 \text{ V}$		Full				5	ı




### **TYPICAL PERFORMANCE**


















Figure 7. Leakage Current vs Temperature

Figure 8. Insertion Loss







# **TYPICAL PERFORMANCE (continued)**




Figure 15.  $t_{ON}$  and  $t_{OFF}$  vs Temperature (2.5-V Supply)



### PARAMETER MEASUREMENT INFORMATION




Figure 16. ON-State Resistance (r<sub>ON</sub>)




Figure 17. OFF-State Leakage Current (I<sub>COM(OFF)</sub>, I<sub>NO(OFF)</sub>)






Figure 18. ON-State Leakage Current (I<sub>COM(ON)</sub>, I<sub>NO(ON)</sub>)




Figure 19. Capacitance (C<sub>I</sub>, C<sub>COM(OFF)</sub>, C<sub>COM(ON)</sub>, C<sub>NO(OFF)</sub>, C<sub>NO(ON)</sub>)

- A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r < 5$  ns,  $t_f < 5$  ns.
- B. C<sub>L</sub> includes probe and jig capacitance.






Figure 20. Turn-On  $(t_{ON})$  and Turn-Off Time  $(t_{OFF})$ 

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r < 5 \text{ ns}$ ,  $t_f < 5 \text{ ns}$ .




Figure 21. Break-Before-Make Time (t<sub>BBM</sub>) (TS5A22362 Only)






Figure 22. Break-Before-Make Time (t<sub>BBM</sub>) (TS5A22364 Only)

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r < 5 \text{ ns}$ ,  $t_f < 5 \text{ ns}$ .




Figure 23. Bandwidth (BW)






Figure 24. OFF Isolation (O<sub>ISO</sub>)




Figure 25. Crosstalk (X<sub>TALK</sub>)

- A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r < 5$  ns,  $t_f < 5$  ns.
- B. C<sub>L</sub> includes probe and jig capacitance.




Figure 26. Charge Injection (Q<sub>C</sub>)



A. C<sub>L</sub> includes probe and jig capacitance.




Figure 27. Total Harmonic Distortion (THD)



## **REVISION HISTORY**

Changes from Revision C (April 2010) to Revision D	Page
Added Medical Imaging to Application.	1
Changes from Revision D (November 2011) to Revision E	Page
Updated I <sub>NC</sub> , I <sub>NO</sub> , I <sub>COM</sub> MIN and MAX values in the ABSOLUTE RATINGS table	4





18-Aug-2013

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
HPA02302YZPR	ACTIVE	DSBGA	YZP	10	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	382	Samples
TS5A22362DGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	39R	Samples
TS5A22362DGSRG4	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	39R	Samples
TS5A22362DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZVG	Samples
TS5A22362DRCRG4	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZVG	Samples
TS5A22362DRCT-NM	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	ZVGNM	Samples
TS5A22362YZPR	ACTIVE	DSBGA	YZP	10	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	392	Samples
TS5A22364DGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	38R	Samples
TS5A22364DGSRG4	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	38R	Samples
TS5A22364DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZVF	Samples
TS5A22364YZPR	ACTIVE	DSBGA	YZP	10	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	382	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



## PACKAGE OPTION ADDENDUM

18-Aug-2013

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. **Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 8-May-2013

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A22362DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TS5A22362DRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TS5A22362DRCT-NM	SON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TS5A22362YZPR	DSBGA	YZP	10	3000	180.0	8.4	1.5	2.03	0.7	4.0	8.0	Q2
TS5A22364DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TS5A22364DRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TS5A22364YZPR	DSBGA	YZP	10	3000	180.0	8.4	1.5	2.03	0.7	4.0	8.0	Q2

www.ti.com 8-May-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A22362DGSR	VSSOP	DGS	10	2500	358.0	335.0	35.0
TS5A22362DRCR	SON	DRC	10	3000	367.0	367.0	35.0
TS5A22362DRCT-NM	SON	DRC	10	250	210.0	185.0	35.0
TS5A22362YZPR	DSBGA	YZP	10	3000	220.0	220.0	34.0
TS5A22364DGSR	VSSOP	DGS	10	2500	358.0	335.0	35.0
TS5A22364DRCR	SON	DRC	10	3000	367.0	367.0	35.0
TS5A22364YZPR	DSBGA	YZP	10	3000	220.0	220.0	34.0

# DGS (S-PDSO-G10)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Small Outline No-Lead (SON) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions, if present



# DRC (S-PVSON-N10)


## PLASTIC SMALL OUTLINE NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

# DRC (S-PVSON-N10)

## PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



# DRC (S-PVSON-N10)


## PLASTIC SMALL OUTLINE NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

YZP (R-XBGA-N10)

(CUSTOM) DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>