www.ti.com

SCDS220G - NOVEMBER 2006-REVISED SEPTEMBER 2010

# HIGH-SPEED USB 2.0 (480-Mbps) 1:2 MULTIPLEXER/DEMULTIPLEXER SWITCH WITH SINGLE ENABLE

Check for Samples: TS3USB221

#### **FEATURES**

- V<sub>CC</sub> Operation at 2.5 V and 3.3 V
- V<sub>I/O</sub> Accepts Signals up to 5.5 V
- 1.8-V Compatible Control-Pin Inputs
- Low-Power Mode When  $\overline{OE}$  Is Disabled (1  $\mu$ A)
- $r_{ON} = 6 \Omega Maximum$
- $\Delta r_{ON} = 0.2 \Omega$  Typical
- C<sub>io(on)</sub> = 6 pF Maximum
- Low Power Consumption (30 μA Maximum)
- ESD > 2000-V Human-Body Model (HBM)
- High Bandwidth (1.1 GHz Typical)


#### **APPLICATIONS**

- Routes Signals for USB 1.0, 1.1, and 2.0
- Mobile Industry Processor Interface (MIPI) Signal Routing


## DESCRIPTION/ ORDERING INFORMATION

The TS3USB221 is a high-bandwidth switch specially designed for the switching of high-speed USB 2.0 signals in handset and consumer applications, such as cell phones, digital cameras, and notebooks with hubs or controllers with limited USB I/Os. The wide bandwidth (1.1 GHz) of this switch allows signals to pass with minimum edge and phase distortion. The device multiplexes differential outputs from a USB host device to one of two corresponding outputs. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. It is designed for low bit-to-bit skew and high channel-to-channel noise isolation, and is compatible with various standards, such as high-speed USB 2.0 (480 Mbps).


## DRC PACKAGE (TOP VIEW)



#### RSE PACKAGE (TOP VIEW)



## RSE PACKAGE (BOTTOM VIEW)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKA	GE <sup>(1)</sup> (2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING (3)
40°C to 05°C	QFN - RSE	Reel of 3000	TS3USB221RSER	L5_
–40°C to 85°C	SON - DRC	Reel of 3000	TS3USB221DRCR	ZWG

- (1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (3) RSE: The actual top-side marking has one additional character that designates the assembly/test site.


**Table 1. PIN DESCRIPTION** 

NAME	DESCRIPTION
ŌĒ	Bus-switch enable
S	Select input
D	Bus A
nD	Bus B


**Table 2. TRUTH TABLE** 

S	ŌĒ	FUNCTION
X	Н	Disconnect
L	L	D = 1D
Н	L	D = 2D

## **BLOCK DIAGRAM**



#### SIMPLIFIED SCHEMATIC, EACH FET SWITCH (SW)



A. EN is the internal enable signal applied to the switch.

www.ti.com

#### **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	4.6	V
V <sub>IN</sub>	Control input voltage range (2) (3)		-0.5	7	V
V <sub>I/O</sub>	Switch I/O voltage range (2) (3) (4)		-0.5	7	V
I <sub>IK</sub>	Control input clamp current	V <sub>IN</sub> < 0		-50	mA
I <sub>I/OK</sub>	I/O port clamp current $V_{I/O} < 0$			-50	mA
I <sub>I/O</sub>	ON-state switch current <sup>(5)</sup>			±120	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
0	Dockors thermal impedance (6)	DRC package		48.7	°C/W
$\theta_{JA}$	Package thermal impedance (6)		243	C/VV	
T <sub>stg</sub>	Storage temperature range	-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

#### RECOMMENDED OPERATING CONDITIONS(1)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		2.3	3.6	V
V <sub>IH</sub>	High level central input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0.46 × V <sub>CC</sub>	5.5	V
	High-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0.46 × V <sub>CC</sub>	5.5	V
V	Low level control input valtage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0	$0.25 \times V_{CC}$	V
V <sub>IL</sub>	Low-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0	$0.25 \times V_{CC}$	V
V <sub>I/O</sub>	Data input/output voltage		0	5.5	V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

<sup>(1)</sup> All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(3)</sup> The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(4)</sup>  $V_I$  and  $V_O$  are used to denote specific conditions for  $V_{I/O}$ .

<sup>(5)</sup>  $I_1$  and  $I_0$  are used to denote specific conditions for  $I_{1/0}$ .

<sup>(6)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



## ELECTRICAL CHARACTERISTICS(1)

over operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS		MIN	TYP <sup>(2)</sup>	MAX	UNIT	
$V_{IK}$		$V_{CC} = 3.6 \text{ V}, 2.7 \text{ V},$	$I_1 = -18 \text{ mA}$				-1.8	V	
I <sub>IN</sub>	Control inputs	V <sub>CC</sub> = 3.6 V, 2.7 V, 0 V,	V <sub>IN</sub> = 0 V to 3.6 V				±1	μА	
I <sub>OZ</sub> (3)		$V_{CC} = 3.6 \text{ V}, 2.7 \text{ V}, V_{O} = 0 \text{ V to } 3.6 \text{ V}, V_{I} = 0 \text{ V},$	$V_{IN} = V_{CC}$ or GND, Switch OFF				±1	μΑ	
		\/	$V_{I/O} = 0 V \text{ to } 3.6 V$				±2	^	
I <sub>(OFF)</sub>		$V_{CC} = 0 V$	$V_{I/O} = 0 V \text{ to } 2.7 V$				±1	μΑ	
I <sub>CC</sub>		$V_{CC} = 3.6 \text{ V}, 2.7 \text{ V}, V_{IN} = V_{CC} \text{ or GND},$	$I_{I/O} = 0 \text{ V},$ Switch ON or OFF				30	μА	
I <sub>CC</sub> (low power mode)		V <sub>CC</sub> = 3.6 V, 2.7 V, V <sub>IN</sub> = V <sub>CC</sub> or GND	Switch disabled (OE in high state)				1	μА	
$\Delta I_{CC}$	Control One input at 1.8 V,		One input at 1.8 V, $V_{CC} = 3.6 \text{ V}$				20	^	
(4)	inputs	Other inputs at V <sub>CC</sub> or GND	$V_{CC} = 2.7 \text{ V}$				0.5	μΑ	
$C_{in}$	Control inputs	V <sub>CC</sub> = 3.3 V, 2.5 V,	$V_{IN} = 3.3 \text{ V or } 0 \text{ V}$			1	2	pF	
C <sub>io(OFF</sub>	)	V <sub>CC</sub> = 3.3 V, 2.5 V,	$V_{I/O} = 3.3 \text{ V or } 0 \text{ V},$	Switch OFF		3	4	pF	
C <sub>io(ON)</sub>		$V_{CC} = 3.3 \text{ V}, 2.5 \text{ V},$	$V_{I/O} = 3.3 \text{ V or } 0 \text{ V},$	Switch ON		5	6	pF	
ر5) م		V <sub>CC</sub> = 3 V, 2.3 V	$V_I = 0 V$ ,	$I_O = 30 \text{ mA}$			6	Ω	
r <sub>on</sub> <sup>(5)</sup>		V <sub>CC</sub> = 3 V, 2.3 V	$V_1 = 2.4 V$ ,	$I_O = -15 \text{ mA}$			6	12	
$\Delta r_{on}$		V <sub>CC</sub> = 3 V, 2.3 V	$V_I = 0 V$ ,	$I_O = 30 \text{ mA}$		0.2		Ω	
		VCC = 3 V, 2.3 V	$V_1 = 1.7$ ,	$I_O = -15 \text{ mA}$		0.2		72	
		V <sub>CC</sub> = 3 V, 2.3 V	$V_I = 0 V$ ,	$I_O = 30 \text{ mA}$		1		Ω	
r <sub>on(flat)</sub>		VCC - 3 V, 2.3 V	$V_1 = 1.7$ ,	$I_0 = -15 \text{ mA}$		1		1 1	

- (1)  $V_{IN}$  and  $I_{IN}$  refer to control inputs.  $V_{I}$ ,  $V_{O}$ ,  $I_{I}$ , and  $I_{O}$  refer to data pins. (2) All typical values are at  $V_{CC} = 3.3$  V (unless otherwise noted),  $T_{A} = 25$ °C.
- For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current. This is the increase in supply current for each input that is at the specified TTL voltage level, rather than  $V_{CC}$  or GND.
- Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

#### DYNAMIC ELECTRICAL CHARACTERISTICS

over operating range,  $T_A = -40$ °C to 85°C,  $V_{CC} = 3.3 \text{ V} \pm 10\%$ , GND = 0 V

	PARAMETER	TEST CONDITIONS	TYP <sup>(1)</sup>	UNIT
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $f = 250 MHz$	-40	dB
O <sub>IRR</sub>	OFF isolation	$R_L = 50 \Omega$ , $f = 250 MHz$	-41	dB
BW	Bandwidth (-3 dB)	$R_L = 50 \Omega$	1.1	GHz

(1) For Max or Min conditions, use the appropriate value specified under Electrical Characteristics for the applicable device type.

Submit Documentation Feedback

www.ti.com

#### DYNAMIC ELECTRICAL CHARACTERISTICS

over operating range,  $T_A = -40^{\circ}\text{C}$  to 85°C,  $V_{CC} = 2.5 \text{ V} \pm 10\%$ , GND = 0 V

PARAMETER		TEST CONDITIONS	TYP <sup>(1)</sup>	UNIT
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $f = 250 MHz$	-39	dB
O <sub>IRR</sub>	OFF isolation	$R_L = 50 \Omega$ , $f = 250 MHz$	-40	dB
BW	Bandwidth (-3 dB)	$R_L = 50 \Omega$	1.1	GHz

(1) For Max or Min conditions, use the appropriate value specified under Electrical Characteristics for the applicable device type.

#### SWITCHING CHARACTERISTICS

over operating range,  $T_A = -40^{\circ}\text{C}$  to 85°C,  $V_{CC} = 3.3 \text{ V} \pm 10\%$ , GND = 0 V

	PARAMETER		MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>pd</sub>	Propagation delay <sup>(2)</sup> (3)			0.25		ns
t <sub>ON</sub>	Line anable time	S to D, nD			30	
	Line enable time	OE to D, nD			17	ns
4	line disable time	S to D, nD			12	
t <sub>OFF</sub>	Line disable time			10	ns	
t <sub>SK(O)</sub>	Output skew between center port to any other port (2)			0.1	0.2	ns
t <sub>SK(P)</sub>	Skew between opposite transitions of the same output $(t_{PHL} - t_{PLH})^{(2)}$			0.1	0.2	ns

- For Max or Min conditions, use the appropriate value specified under Electrical Characteristics for the applicable device type.
- Specified by design
- The bus switch contributes no propagational delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 10-pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagational delay to the system. Propagational delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interactions with the load on the driven side.

### **SWITCHING CHARACTERISTICS**

over operating range,  $T_A = -40$ °C to 85°C,  $V_{CC} = 2.5 \text{ V} \pm 10\%$ , GND = 0 V


	PARAMETER	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
t <sub>pd</sub>	Propagation delay <sup>(2)</sup> (3)			0.25		ns
t <sub>ON</sub>	Line anable time	S to D, nD			50	
	Line enable time	OE to D, nD		32	ns	
	Line disable time	S to D, nD			23	
t <sub>OFF</sub>	Line disable time	OE to D, nD			12	ns
t <sub>SK(O)</sub>	Output skew between center port to any other port (2)			0.1	0.2	ns
t <sub>SK(P)</sub>	Skew between opposite transitions of the same output $(t_{PHL} - t_{PLH})^{(2)}$			0.1	0.2	ns

- (1) For Max or Min conditions, use the appropriate value specified under Electrical Characteristics for the applicable device type.
- Specified by design
- The bus switch contributes no propagational delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 10-pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagational delay to the system. Propagational delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interactions with the load on the driven side.

Copyright © 2006-2010, Texas Instruments Incorporated



#### **APPLICATION INFORMATION**






Figure 1. Gain vs Frequency




Figure 2. OFF Isolation vs Frequency




Figure 3. Crosstalk vs Frequency






Figure 5.  $r_{on}$  vs  $V_{IN}$  ( $I_{OUT} = -30$  mA)




Figure 6. Eye Pattern: 480-Mbps USB Signal With No Switch (Through Path)

1.0

Time (x 10<sup>-9</sup>) (s)

1.2

1.4

1.6

1.8 2.0

0.4

0.5

0.0 0.2

Figure 7. Eye Pattern: 480-Mbps USB Signal With Switch NC Path

Time (x 10<sup>-9</sup>) (s)

8.0 1.0 1.2 1.4 1.6 1.8 2.0

0.4 0.5

0.2

0.0





Figure 8. Eye Pattern: 480-Mbps USB Signal With Switch NO Path



#### PARAMETER MEASUREMENT INFORMATION



- (1) All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r < 5$  ns.  $t_f < 5$  ns.
- (2) C<sub>L</sub> includes probe and jig capacitance.

Figure 9. Turn-On  $(t_{ON})$  and Turn-Off Time  $(t_{OFF})$ 




Figure 10. OFF Isolation (O<sub>ISO</sub>)



## PARAMETER MEASUREMENT INFORMATION (continued)




Figure 11. Crosstalk (X<sub>TALK</sub>)




Figure 12. Bandwidth (BW)






Figure 13. Propagation Delay



### PARAMETER MEASUREMENT INFORMATION (continued)



PULSE SKEW t<sub>SK(P)</sub>



OUTPUT SKEW  $\mathbf{t}_{_{\mathrm{SK(P)}}}$  Figure 14. Skew Test

 $V_{OUT1} = V_{OUT2} \text{ The second of the s$ 

Figure 15. ON-State Resistance (r<sub>on</sub>)

Submit Documentation Feedback



## PARAMETER MEASUREMENT INFORMATION (continued)




Figure 16. OFF-State Leakage Current




Figure 17. Capacitance



### PACKAGE OPTION ADDENDUM



9-Nov-2013

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
HPA02205RSER	ACTIVE	UQFN	RSE	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L57 ~ L5O ~ L5R)	Samples
TS3USB221DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZWG	Samples
TS3USB221DRCRG4	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZWG	Samples
TS3USB221RSER	ACTIVE	UQFN	RSE	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(L57 ~ L5O ~ L5R)	Samples
TS3USB221RSERG4	ACTIVE	UQFN	RSE	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L57 ~ L5O ~ L5R)	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



### PACKAGE OPTION ADDENDUM

9-Nov-2013

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013

## TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All diffierisions are nomina												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3USB221DRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TS3USB221DRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TS3USB221RSER	UQFN	RSE	10	3000	180.0	8.4	1.68	2.13	0.76	4.0	8.0	Q1
TS3USB221RSER	UQFN	RSE	10	3000	179.0	8.4	1.75	2.25	0.65	4.0	8.0	Q1
TS3USB221RSER	UQFN	RSE	10	3000	180.0	9.5	1.68	2.18	0.9	4.0	8.0	Q1

www.ti.com 8-Apr-2013



\*All dimensions are nominal

7 til dillionolorio aro nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3USB221DRCR	SON	DRC	10	3000	370.0	355.0	55.0
TS3USB221DRCR	SON	DRC	10	3000	367.0	367.0	35.0
TS3USB221RSER	UQFN	RSE	10	3000	202.0	201.0	28.0
TS3USB221RSER	UQFN	RSE	10	3000	203.0	203.0	35.0
TS3USB221RSER	UQFN	RSE	10	3000	180.0	180.0	30.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Small Outline No-Lead (SON) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions, if present



## DRC (S-PVSON-N10)


## PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters


## DRC (S-PVSON-N10)

## PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.






NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
  C. QFN (Quad Flatpack No-Lead) package configuration.
  D. This package complies to JEDEC MO-288 variation UEFD.



## RSE (R-PUQFN-N10)

#### PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
  - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
  - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>