

SCDS343B-MAY 2013-REVISED AUGUST 2013

12-Channel 1:2 MUX/DEMUX with 1.8V Compatible Control and Power-Down Mode

Check for Samples: TS3DV642

FEATURES

- Switch Type: 2:1 or 1:2
- Differential Bandwidth (-3dB)
 - Port A 6.9 GHz Typical
 - Port B 7.5 GHz Typical
- Ron
 - Port A 6.5 Ω Typical
 - Port B 8.2 Ω Typical
- Con at 1GHz: 0.5 pF Typ
- V_{CC} Range, 2.6 V–4.5 V
- I/O Voltage range, 0 V-5 V
- Special Features
 - I_{OFF} Protection Prevents Current Leakage in Powered Down State (V_{CC} = 0 V)
- ESD Performance
 - 2 kV Human Body Model (A114B, Class II)
 - 1 kV Charged Device Model (C101)
- 42-pin QFN Package (9 x 3.5 mm, 0.5 mm Pitch)

TYPICAL APPLICATION DIAGRAM

APPLICATIONS

- HDMI 1.4b with support for 4k2k up to 30 Hz
- DVI 1.0 Signal Switching
- DisplayPort 1.2a Signal Switching
- General Purpose TMDS Signal Switching
- General Purpose LVDS Signal Switching
- General Purpose High Speed Signal Switching

DESCRIPTION

The TS3DV642 is a 12 channels 1:2 or 2:1 bidirectional multiplexer/demultiplexer. The TS3DV642 operates from a 2.6 to 4.5 V supply, making it suitable for battery-powered applications. It offers low and flat ON-state resistance as well as low I/O capacitance which allow it to achieve a typical bandwidth of up to 7.5 GHz. The device provides the high bandwidth necessary for HDMI and DisplayPort applications.

The TS3DV642 offers a power-down mode, in which all channels become high-Z and the device operates with minimal power.




Figure 1. Typical 2:1 HDMI Demux Application

ORDERING INFORMATION

For package and ordering information, see the Package Option Addendum at the end of this document.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TS3DV642



SCDS343B-MAY 2013-REVISED AUGUST 2013

www.ti.com

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PIN DESCRIPTION											
PIN I/O Type DESCRIPTION											
					NAME	NUMBER	NO Type	DESCRIPTION			
				-	VCC	1	Power	Supply Voltage			
		SCL_ SDA_ SCL_		-	GND	PowerPad	GND	Ground			
		SCL SDA SCL SDA		-	SEL1	16	I	Select Input 1			
					SEL2	17	I	Select Input 2			
		(41) (42) (42) (42) (42) (42) (42) (42) (42			EN	2	I	Output Enable			
VCC	1	<u> </u>	(38	D0+A	D0+A	38	I/O	Port A, Lane 0, +ve signal			
EN	2	I I	(37	D0-A	D0–A	37	I/O	Port A, Lane 0, -ve signal			
SCL	3		(36	D1+A	D1+A	36	I/O	Port A, Lane 1, +ve signal			
				-	D1-A	35	I/O	Port A, Lane 1, -ve signal			
SDA	4		(35	D1-A	D2+A	34	I/O	Port A, Lane 2, +ve signal			
D0+	5		(34	D2+A	D2–A	33	I/O	Port A, Lane 2,-ve signal			
					D3+A	32	I/O	Port A, Lane 3, +ve signal			
D0-	6		(33	D2-A	D3–A	31	I/O	Port A, Lane 3, –ve signal			
D1+	7	i i	(32	D3+A	SCL_A	42	I/O	Port A, DDC Clock			
D1-	8	i i	(31	D3-A	SDA_A	41	I/O	Port A, DDC Data			
				-	HPD_A	19	I/O	Port A, Hot Plug Detects			
NC	9	i GND i	(30	NC	CEC_A	18	I/O	Port A, Consumer Electronics Control			
D2+	10)	1	(29	D0+B	D0+B	29	I/O	Port B, Lane 0, +ve signal			
D2-		ļ		D0-B	D0-B	28	I/O	Port B, Lane 0, –ve signal			
	11)		(28	-	D1+B	27	I/O	Port B, Lane 1, +ve signal			
D3+	12)		(27	D1+B	D1–B	26	I/O	Port B, Lane 1, –ve signal			
D3-	13)		(26	D1-B	D2+B	25	I/O	Port B, Lane 2, +ve signal			
				-	D2-B	24	I/O	Port B, Lane 2,-ve signal			
HPD	14)		(25	D2+B	D3+B D3–B	23 22	I/O I/O	Port B, Lane 3, +ve signal			
CEC	15)	i i	(24	D2-B	SCL_B	40	1/O	Port B, Lane 3, –ve signal Port B, DDC Clock			
SEL1	16)	i i	(23	D3+B	SOL_B	39	1/O	Port B, DDC Data			
		1		-	HPD_B	21	1/O	Port B, Hot Plug Detects			
SEL2	17)		(22	D3-B	CEC_B	20	1/O	Port B, Consumer Electronics Control			
		18 19 20 21			D0+	5	I/O	Common Port, Lane 0, +ve signal			
				-	D0-	6	I/O	Common Port, Lane 0, -ve signal			
		CEC_ CEC_ CEC_		-	D1+	7	I/O	Common Port, Lane 1, +ve signal			
		CEC CEC CEC HPD		-	D1–	8	I/O	Common Port, Lane 1, -ve signal			
				-	D2+	10	I/O	Common Port, Lane 2, +ve signal			
				-	D2-	11	I/O	Common Port, Lane 2, –ve signal			
				-	D3+	12	I/O	Common Port, Lane 3, +ve signal			
				-	D3–	13	I/O	Common Port, Lane 3,-ve signal			
				ł	SCL	3	I/O	Common Port, DDC Clock			
					SDA	4	I/O	Common Port, DDC Data			
				ł	HPD	14	I/O	Common Port, Hot Plug Detects			
					CEC	15	I/O	Common Port, Consumer Electronics Control			
				-	NC	9, 30	NC	No Connect			



SCDS343B - MAY 2013 - REVISED AUGUST 2013

LOGIC DIAGRAM




Table 1. Functional Table

EN	SEL1	SEL2	FUNCTION					
L	Х	Х	Switch Disabled. All Channel Hi-Z.					
Н	L	L	D0+/D0- to D0+A/D0-A ON. All the other channels Hi-Z.					
Н	L	Н	D0+/D0- to D0+B/D0-B ON. All the other channels Hi-Z.					
Н	Н	L	Channel A Enabled. Channel B Hi-Z.					
Н	н	Н	Channel B Enabled. Channel A Hi-Z.					

SCDS343B-MAY 2013-REVISED AUGUST 2013 SYSTEM DIAGRAMS FOR DISPLAYPORT APPLICATION

The following two diagrams described two typical DisplayPort applications with the use of TS3DV642. The first one describes a docking application, while the second one describes muxing between two graphic controllers. Note that the TS3DV642 is not designed for passing signals with negative swings; the high speed signals need to be properly DC biased (usually ~1V from the graphic controller side) before being passed to the TS3DV642.




Figure 2. Typical Display Port Application

4

SCDS343B-MAY 2013-REVISED AUGUST 2013

www.ti.com

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	5.5	V
V _{I/O}	Analog voltage range ⁽²⁾⁽³⁾⁽⁴⁾	All I/O	-0.5	5.5	V
V _{IN}	Digital input voltage range ⁽²⁾⁽³⁾	SEL1, SEL2,EN	-0.5	5.5	V
I _{I/OK}	Analog port diode current	V _{I/O} < 0		-50	mA
I _{IK}	Digital input clamp current	V _{IN} < 0		-50	mA
I _{I/O}	On-state switch current ⁽⁵⁾		-128	128	mA
θ_{JA}	Package thermal impedance ⁽⁶⁾	RUA package		29	°C/W
T _{stg}	Storage temperature range		-65	150	°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings (1) only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltages are with respect to ground, unless otherwise specified. (2)

(3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 V_{I} and V_{O} are used to denote specific conditions for $V_{I/O}$. (4)

(5) I_{I} and I_{O} are used to denote specific conditions for $I_{I/O}$.

The package thermal impedance is calculated in accordance with JESD 51-7. (6)

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.6	4.5	V
V _{I/O}	Input/Output voltage	0	5.5	V
T _A	Operating free-air temperature	-40	85	°C

(1) All unused control inputs of the device must be held at VDD or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

ELECTRICAL CHARACTERISTICS

	PARAMETER		TEST CONDITIONS ⁽¹⁾	MIN TYP ⁽²⁾	MAX	UNIT
PORT A			-			
D	ON-state resistance	D0 to D3	$V_{CC} = 3 V, 1.5 V \le V_{I/O} \le V_{CC},$	6.5	9.5	Ω
R _{ON}	ON-state resistance	SCL, SDA, HPD, CEC	$I_{I/O} = -40 \text{ mA}$	6	9.5	Ω
R _{ON(flat)} ⁽³⁾	ON-state resistance flatness	All I/O	V_{CC} = 3 V, $V_{I/O}$ = 1.5 V and $V_{CC},$ $I_{I/O}$ = –40 mA	1.5		Ω
$\Delta R_{ON}^{(4)}$	On-state resistance match between high- speed channels		VCC = 3 V, 1.5 V \leq VI/O \leq V _{CC} , I _{I/O} = -40 mA	0.4	1	Ω
I _{OFF}	Leakage under power off	All outputs	$\label{eq:VCC} \begin{array}{l} V_{CC} = 0 \ V, \ V_{I/O} = 0 \ \text{to} \ 3.6 \ V, \\ V_{IN} = 0 \ V \ \text{to} \ 5.5 \ V \end{array}$		±10	μA
PORT B						
C	ON state registeres	D0 to D3	$V_{CC} = 3 V, 1.5 V \le V_{I/O} \le V_{CC},$	8.2	10.5	Ω
R _{ON}	ON-state resistance	SCL, SDA, HPD, CEC	II/O = -40 mA	6	9.5	Ω
R _{ON(flat)} ⁽³⁾	ON-state resistance flatness	All I/O	V_{CC} = 3 V, $V_{I/O}$ = 1.5 V and $V_{CC},$ $I_{I/O}$ = –40 mA	1.5		Ω
$\Delta R_{ON}^{(4)}$	On-state resistance match between high- speed channels	D0 to D3	$V_{CC} = 3 \text{ V}, 1.5 \text{ V} \le V_{I/O} \le V_{CC},$ $I_{I/O} = -40 \text{ mA}$	0.4	1	Ω
I _{OFF}	Leakage under power off	All outputs			±10	μA

(1)

 $V_{I},\,V_{O},\,I_{I},\,and\,I_{O}$ refer to I/O pins, V_{IN} refers to the control inputs All typical values are at V_{CC} = 3.3V (unless otherwise noted), T_{A} = 25°C (2)

R_{ON(FLAT)} is the difference of R_{ON} in a given channel at specified voltages. (3)

 ΔR_{ON} is the difference of RON from center port to any other ports. (4)

Copyright © 2013, Texas Instruments Incorporated

STRUMENTS www.ti.com

EXAS

ELECTRICAL CHARACTERISTICS (continued)

	PARAMETER	1	TEST CONDITIONS ⁽¹⁾	MIN TYP ⁽²⁾	MAX	UNIT
DIGITAL I	NPUTS (SEL1, SEL2, EN)					
VIH	High-level control input voltage	SEL1, SEL2, EN		1.4		V
VIL	Low-level control input voltage	SEL1, SEL2, EN			0.5	V
IIH	Digital input high leakage current	SEL1, SEL2, EN	V_{CC} = 3.6 V , $V_{\rm IN}$ = $V_{\rm DD}$		±10	μA
IIL	Digital input low leakage current	SEL1, SEL2, EN	$V_{CC} = 3.6 \text{ V}, \text{ V}_{IN} = \text{GND}$		±10	μA
SUPPLY		•				
I _{CC}	VCC supply current		V_{CC} = 3.6 V, $I_{I\!/\!O}$ = 0, Normal Operation Mode, EN = H	50		μA
I _{CC} , PD	VCC supply current in por	wer-down mode	$V_{CC} = 3.6 \text{ V}, \text{ I}_{I/O} = 0, \text{ EN} = L$	6		μA

SWITCHING CHARACTERISTICS

over recommended operation free-air temperature range, V_{CC} = 3.3 V± 0.3 V (unless otherwise noted)

	PARAME	TER		TEST CONDITIONS	MIN TYP ⁽¹⁾	MAX	UNIT	
t _{ON} ⁽²⁾	Switch turn-on time		Ali I/O	See Figure 3		100	μs	
t _{SWITCH} ⁽³⁾	Switching time betwee	en channels	Ali I/O	See Figure 4	20		μs	
			D0 to D3		30			
	Propagation Delay	Port A	SCL, SDA, HPD, CEC		30			
t _{pd}			D0 to D3	See Figure 5	40		ps	
		Port B	SCL, SDA, HPD, CEC		30			
	latan nair Chau	Port A		Between +ve and -ve signals of	2		ps	
	Inter-pair Skew	Port B		each lane	2			
t _{SKEW}	lates a siz Chann	Port A	D0 to D3		2			
	Intra-pair Skew	Port B		Between lane 0, 1, 2, or 3	6			

DYNAMIC CHARACTERISTICS

Over recommended operation free-air temperature range, $V_{CC} = 3.3V \pm 0.3V$ (unless otherwise noted)


	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT			
CIN	Digital input capacitance	e	f = 1 MHz, V _{IN} = 0 V		6		pF			
Coff	Switch OFF capacitance	e	f = 1 GHz, $V_{I/O}$ = 0 V, Output is open, Switch is OFF		0.3		pF			
Con	Switch ON capacitance	•	f = 1 GHz, $V_{I/O}$ = 0 V, Output is open, Switch is ON		0.5		pF			
Xtalk	Differential Crosstalk	$R_L = 50 \Omega$ at 1.7 GHz (See Figure 6)					dB			
VIGIK	Differential Crosstalk		$R_L = 50 \Omega$ at 2.7 GHz (See Figure 7)		-40		uБ			
oiso			$R_L = 50 \Omega$ at 1.7 GHz (See Figure 7)		-23		dB			
0150	Differential Off Isolation	1	$R_L = 50 \Omega$ at 2.7 GHz (See Figure 7)		-28		aв			
IL	Insertion Loss		Port A at DC		-0.75		dB			
IL.			Port B at DC		-1		dB			
BW	Differential Bandwidth	Port A	$R_L = 50 \Omega$, All channels (See Figure 8)		6.9		GHz			
DVV	(–3 dB)	Port B	$R_L = 50 \Omega$, All channels (See Figure 8)		7.5		GHZ			

(1) All Typical Values are at V_{CC} = 3.3V (unless otherwise noted), T_A = 25°C.



SCDS343B - MAY 2013 - REVISED AUGUST 2013

PARAMETER MEASUREMENT INFORMATION







Figure 3. Switch Turn-On Time (t_{ON})



RL	CL	VCOM
50Ω	4pF	Vcc

*CL includes probe, cable, and board capacitance





Figure 4. Switching Time Between Channels (t_{SWITCH})




tpd = (tPLH + tPLH) / 2


TEXAS INSTRUMENTS


www.ti.com


SCDS343B-MAY 2013-REVISED AUGUST 2013

PARAMETER MEASUREMENT INFORMATION (continued)










Channel OFF

SEL = H or L $R_S = R_T = 50\Omega$

 V_{S} = -10dBm (200mV at 50Ω Load) $V_{DC_{BIAS}}$ = 1 V

Figure 7. Differential Off-Isolation (OISO)



Channel ON SEL = H or L $R_S = R_T = 50\Omega$ $V_S = -10dBm (200mV at 50\Omega Load)$ $V_{DC BIAS} = 1 V$





SCDS343B-MAY 2013-REVISED AUGUST 2013

TYPICAL CHARACTERISTICS




Figure 9. Differential S21 vs Frequency for Port A




Figure 10. Differential S21 vs Frequency for Port B


TS3DV642


TEXAS INSTRUMENTS

www.ti.com

SCDS343B-MAY 2013-REVISED AUGUST 2013

TYPICAL CHARACTERISTICS (continued)








Figure 12. XTALK Port B


TEXAS INSTRUMENTS


TS3DV642

SCDS343B - MAY 2013 - REVISED AUGUST 2013

www.ti.com

TYPICAL CHARACTERISTICS (continued)









Figure 14. OIRR Port B

SCDS343B-MAY 2013-REVISED AUGUST 2013



TYPICAL CHARACTERISTICS (continued)

Figure 15. Eye Pattern and Time Interval Error Histogram: 3.4 Gbps Port A, With Device





Figure 16. Eye Pattern and Time Interval Error Histogram: 3.4 Gbps Port A, No Device



SCDS343B-MAY 2013-REVISED AUGUST 2013

www.ti.com



TYPICAL CHARACTERISTICS (continued)

Figure 17. Eye Pattern and Time Interval Error Histogram: 3.4 Gbps Port B, With Device




Figure 18. Eye Pattern and Time Interval Error Histogram: 3.4 Gbps Port B, No Device

REVISION HISTORY

C	Changes from Original (May 2013) to Revision A Page									
•	Changed Feature From: Con: 4 pF Typ To: Con at 1GHz: 0.5 pF Typ	1								
•	Removed the Ordering Information table.	1								
•	Added the SYSTEM DIAGRAMS FOR DISPLAYPORT APPLICATION Section.	4								

Changes from Revision A (July 2013) to Revision B

- • Changed Application From: DisplayPort 1.2 Signal Switching To: DisplayPort 1.2a Signal Switching 1
- Added Eye Pattern and Time Interval Error Histogram graphics, Figure 15 to Figure 18 12

XAS STRUMENTS

www.ti.com

4

Page



9-Aug-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
TS3DV642A0RUAR	ACTIVE	WQFN	RUA	42	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		SD642A0	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3DV642A0RUAR	WQFN	RUA	42	3000	330.0	16.4	3.8	9.3	1.0	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION


12-Aug-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3DV642A0RUAR	WQFN	RUA	42	3000	367.0	367.0	38.0

MECHANICAL DATA



- Β. This drawing is subject to change without notice.
 - QFN (Quad Flatpack No-Lead) package configuration. C.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. Ε.



RUA (R-PWQFN-N42)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated