

# SINGLE-CELL LI-ION BATTERY- AND POWER-MANAGEMENT IC

## **FEATURES**


- BATTERY CHARGER
  - Complete charge management solution for single Li-Ion/Li-Pol cell with thermal foldback, dynamic power management and pack temperature sensing, supporting up to 1.5-A max charge current
  - Programmable charge parameters for AC adapter and USB port operation
- INTEGRATED POWER SUPPLIES
  - A total of 9 LDOs are integrated:
    - Six adjustable output LDOs (1.25-V to 3.3-V)
    - Two fixed-voltage LDOs (3.3-V)
    - One fixed-voltage, always-on LDO (3.3-V)
    - One RTC backup supply with low leakage (3.1-V)
  - Two 600-mA output current, 0.6-V to 3.4-V programmable dc/dc buck converters with enable, standby mode operation, and automatic low-power mode setting
- DISPLAY FUNCTIONS
  - Two open-drain PWM outputs with programmable frequency and duty cycle.
     Can be used to control keyboard backlight, vibrator, or other external peripheral functions
  - RGB LED driver with programmable flashing period and individual R/G/B brightness control
  - Constant-current white LED driver, with programmable current level, brightness control, and overvoltage protection can drive up to 6 LEDs in series configuration
- SYSTEM MANAGEMENT
  - Dual input power path function with input current limiting and OVP protection
  - POR function with programmable masking monitors all integrated supplies outputs
  - Software and hardware reset functions
  - 8-channel integrated A/D samples system parameters with single conversion, peak detection, or averaging operating modes

#### HOST INTERFACE

- Host can set system parameters and access system status using I<sup>2</sup>C interface
- Interrupt function with programmable masking signals system status modification to host
- 3 GPIO ports, programmable as drivers, integrated A/D trigger or buck converters standby mode control

## APPLICATIONS

- PDAs
- Smart Phones
- MP3s
- Internet Appliances
- Handheld Devices



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# DESCRIPTION

The TPS65820 provides an easy to use, fully integrated solution for handheld devices, integrating charge management, multiple regulated power supplies, system management and display functions, in a small thermally-enhanced 7-mm  $\times$  7-mm package. The high level of integration enables typical board area space savings of 70% when compared to equivalent discrete solutions, while implementing a high-performance and flexible solution, portable across multiple platforms. If required, an external host may control the TPS65820 via  $I^2C$  interface, with access to all integrated systems. The  $I^2C$  enables setting output voltages, current thresholds, and operation modes. Internal registers have a complete set of status information, enabling easy diagnostics, and host-controlled handling of fault conditions. The TPS65820 can operate in stand-alone mode, with no external host control, if the internal power-up defaults are compatible with the system requirements

#### AVAILABLE OPTIONS<sup>(1)</sup>

TJ	DEVICES <sup>(2)</sup> (3) (4)	MARKING
-40°C to 125°C	TPS65820RSH	TPS65820

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

(2) The RSH package is available in tape and reel. Add suffix R (TPS65820RSHR) to order quantities of 2000 parts per reel. Add suffix T (TPS65820RSHT) to order quantities of 250 parts per reel.

(3) This product is RoHS compatible, including a lead concentration that does not exceed 0.1% of total product weight, and is suitable for use in specified lead-free soldering processes. In addition, this product uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


(4) Other power-up sequences and default power-up states for the supplies can be implemented upon request. Consult factory for available options

2



www.ti.com







## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		VALUE	UNIT
	AC and USB with respect to AGND1	-0.3 to 18	
	ANLG1, ANLG2 with respect to AGND2	-0.3 to V(OUT)	
	V(OUT) with respect to AGND1	5	
	VIN_LDO12, VIN_LDO35, LDO3, LDO4, LDO5 with respect to AGND2	-0.3 to V(OUT)	
	LDO35_REF, ADC_REF with respect to AGND2	-0.3 to smaller of: 3.6 or V(OUT)	
	SIM, RTC_OUT with respect to AGND1	-0.3 to smaller of: 3.6 or V(OUT)	
	SM1, L1, VIN_SM1 with respect to PGND1	-0.3 to V(OUT)	V
	SM2, L2, VIN_SM2 with respect to PGND2	-0.3 to V(OUT)	
	SM3, L3 with respect to PGND3	-0.3 to 29	
	SM3SW with respect to PGND3	-0.3 to V(OUT)	
	FB3 with respect to PGND3	-0.3 to 0.5	
	All other pins (except AGND and PGND), with respect to AGND1	-0.3 to V(OUT)	
	AGND2, AGND0, PGND1, PGND2, PGND3 with respect to AGND1	-0.3 to +0.3	
	Input Current, AC pin	2750	
	Input Current, USB pin	600	
	Output continuous current, OUT pin	3000	mA
	Output conitnuous current, BAT pin	-3000	
	Continuous current at L1, PGND1, L2, PGND2	1800	
T <sub>A</sub>	Operating free-air temperature	-40 to 85	
TJ	Maximum junction temperature	125	 ⊃°
T <sub>STG</sub>	Storage temperature	-65 to 150	J <sup>s</sup> C
	Lead temperature 1,6 mm (1/16-inch) from case for 10 seconds	260	1
	ESD rating, all pins	1.5	kV

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## DISSIPATION RATINGS

PACKAGE	$\theta_{JA}$	T <sub>A</sub> ≤ 55°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 55°C
RSH <sup>(1)</sup> <sup>(2)</sup>	21.7°C/W	3.22 W	0.046 W/°C

(1) This data is based on using the JEDEC High-K board and the exposed die pad is connected to a Cu pad on the board. This is connected to the ground plane by a via matrix.

(2) The RSH package MSL Level : HIR3 at 260°C

**NSTRUMENTS** 

EXAS

4

SLVS663B-MAY 2006-REVISED APRIL 2008

# **RECOMMENDED OPERATING CONDITIONS**

		MIN	MAX	UNIT
	AC and USB with respect to AGND1	4.35	16.5 <sup>(1)</sup>	V
	ANLG1,ANLG2 with respect to AGND2	0	2.6	V
	VIN_LDO35 with respect to AGND2	Greater of : 3.6 V OR minimum input	4.7	
	VIN_LDO12 with respect to AGND1	voltage required for LDO/converter operation outside dropout region	4.7	V
	VIN_SM1 with respect to PGND1		4.7	v
	VIN_SM2 with respect to PGND2		4.7	
	SM3 with respect to PGND3		28	V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C
T <sub>J(op)</sub>	Junction temperature, functional operation assured	-40	125	°C
TJ	Junction temperature, electrical characteristics assured	0	125	°C

(1) Thermal operating restrictions are reduced or avoided if input voltage does not exceed 5 V.

5

TEXAS INSTRUMENTS

www.ti.com

# **ELECTRICAL CHARACTERISTICS – I<sup>2</sup>C INTERFACE**

Over recommended operating conditions (typical values at  $T_J = 25^{\circ}C$ ), application circuit as in figure (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
I <sup>2</sup> C TIMING CH	ARACTERISTICS			
t <sub>R</sub>	SCLK/SDATA rise time		300	
t <sub>F</sub>	SCLK/SDATA fall time		300	ns
t <sub>W(H)</sub>	SCLK pulse width high	600		
t <sub>W(L)</sub>	SCLK Pulse Width Low	1.3		μs
t <sub>SU(STA)</sub>	Setup time for START condition	600		
t <sub>H(STA)</sub>	START condition hold time after which first clock pulse is generated	600		
t <sub>SU(DAT)</sub>	Data setup time	100		ns
t <sub>H(DAT)</sub>	Data hold time	0		
t <sub>SU(STOP)</sub>	Setup time for STOP condition	600		
t <sub>(BUF)</sub>	Bus free time between START and STOP condition	1.3		μs
FSCL	Clock Frequency		400	kHz
I <sup>2</sup> C INTERFAC	E LOGIC LEVELS			
V <sub>IH</sub>	High level input voltage	1.3	6	V
V <sub>IL</sub>	Low level input voltage	0	0.6	v
I <sub>H</sub>	Input bias current	0.01		μA




Figure 2. I<sup>2</sup>C Timing



#### SLVS663B-MAY 2006-REVISED APRIL 2008

## ELECTRICAL CHARACTERISTICS – SYSTEM SEQUENCING AND OPERATING MODES

Over recommended operating conditions (typical values at  $T_J = 25^{\circ}C$ ), application circuit as in Figure 3 (unless otherwise noted).

F	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
QUIESCENT	CURRENT	· · · · · · · · · · · · · · · · · · ·			1	
I <sub>BAT(SLEEP)</sub>	BAT pin current, sleep mode set	Input power not detected, V(BAT) = 4.2 V, Sleep mode set		370		μA
I <sub>BAT(DONE)</sub>	BAT pin current, charge terminated	Charger function enabled by I <sup>2</sup> C, termination detected, input power detected and selected		3		μA
IBAT(CHGOFF)	BAT pin current, charge function OFF	Charger function disabled by I <sup>2</sup> C, termination not detected, input power detected and selected		3		μΑ
IINP(CHGOFF)	AC or USB pin current, charge function OFF	Charger function disabled by I <sup>2</sup> C, termination not detected, input power detected and selected. All integrated supplies and drivers OFF, no load at OUT pin.			200	μΑ
UNDER-VOLT	TAGE LOCKOUT	· · · · · · · · · · · · · · · · · · ·			1	
V <sub>UVLO</sub>	Internal UVLO detection threshold	NO POWER mode set at V(OUT) < V <sub>UVLO</sub> , V(OUT) decreasing	-3%	2.5	3%	V
V <sub>UVLO_HYS</sub>	UVLO detection hysteresis	V(OUT) increasing		120		mV
t <sub>DGL(UVLO)</sub>	UVLO detection deglitch time	Falling voltage only		5		ms
SYSTEM LOV	V VOLTAGE THRESHOLD					
V <sub>LOW_SYS</sub>	Minimum system voltage detection threshold	System voltage V(SYS_IN) decreasing, SLEEP mode set if $V(SYS_IN) < V_{LOW_SYS}$	0.97	1	1.03	V
V <sub>HYS(LOWSYS)</sub>	Minimum system voltage detection hysteresis	V(SYS_IN) increasing		50		mV
t <sub>DGL(HOTPLUG)</sub>	Minimum system voltage detection hotplug deglitch time	V(SYS_IN) decreasing, valid only for initial power-up, see state machine diagram		650		ms
t <sub>DGL(LOWSYS)</sub>	Minimum system voltage detection deglitch time	V(SYS_IN) decreasing, hotplug deglitch time expired		5		ms
THERMAL FA	ULT	· · · · · · · · · · · · · · · · · · ·				
T <sub>SHUT</sub>	Thermal shutdown	Increasing junction temperature		165		°C
T <sub>HYS(SHUT)</sub>	Thermal shudown hysteresis	Decreasing junction temperature		30		°C
INTEGRATED	SUPPLY POWER FAULT	DETECTION			1	
V <sub>PGOOD</sub>	Power good fault detection threshold	Falling output voltage, applies to all integrated supply outputs. Referenced to the programmed output voltage value	84%	90%	96%	
V <sub>HYS(PGOOD)</sub>	Power good fault detection hysteresis	Rising output voltage, applies to all integrated supply outputs. Referenced to $V_{\text{PGOOD}}$ threshold	3%	5%	7%	
HOT RESET F	FUNCTION					
V <sub>HRSTON</sub>	Low level input voltage	RESET mode set at V(HOT_RESET) < V <sub>HRSTON</sub>			0.4	V
V <sub>HRSTOFF</sub>	High level input voltage	HOT reset not active at V(HOT_RESET) > V <sub>HRSTOFF</sub>	1.3			V
t <sub>DGL(HOTRST)</sub>	Hot reset input deglitch			5000		μs
, ,	ET – OPEN DRAIN OUTP	UT RESPWRON				
V <sub>RSTLO</sub>	Low level output voltage	I <sub>IL</sub> = 10 mA, V(RESPWRON) < V <sub>RSTLO</sub>	0		0.3	V
ITRSTPWON	Pullup current source	Internally connected to TRSTPWRON pin	0.9	1	1.2	μΑ
K <sub>RESET</sub>	Reset timer constant	T <sub>RESET</sub> = K <sub>RESET</sub> ° C <sub>TRSTPWON</sub>		1		ms/nF
SEQUENCING	G DELAYS				Ļ	
t <sub>DLY(D1)</sub>	Sequencing delay	See sequencing timing diagram		0.24		ms
t <sub>DLY(D1)</sub>	Sequencing delay	See sequencing timing diagram		12		ms

7

## ELECTRICAL CHARACTERISTICS – POWER PATH AND CHARGE MANAGEMENT

Over recommended operating conditions (typical values at  $T_J = 25^{\circ}C$ ), application circuit as in Figure 3 (unless otherwise noted).

	PARAMETER	TEST CONDITION	NS	MIN	TYP	MAX	UNIT
	ETECTION THRESHOLDS						
V <sub>IN(DT)</sub>	Input voltage detection threshold	AC detected at V(AC) – V(BAT) > $V_{IN(DT)}$ ; USB detected at V(USB) – V(BAT) > $V_{IN(DT)}$		190			mV
V <sub>IN(NDT)</sub>	Input Voltage removal threshold	AC not detected at V(AC) – V(BAT) < $V_{IN(NDT)}$ USB not detected at V(USB) – V(BAT) < $V_{IN(NDT)}$	;			125	mV
tDGL(NDT)	Power not detected deglitch				22.5		ms
V <sub>SUP(DT)</sub>	Supplement detection threshold	Battery switch ON at V(BAT) – V(OUT) > V <sub>SUP</sub>	(DT)		60		mV
V <sub>SUP(NDT)</sub>	Supplement not detected threshold	Battery switch OFF at V(BAT) – V(OUT) < V <sub>SUP(NDT)</sub>			20		mV
POWER PA	TH INTEGRATED MOSFETs CH	HARACTERISTICS					
V <sub>ACDO</sub>	AC switch dropout voltage	$V_{ACDO} = V(AC) - V(OUT); V(AC) = 4.75-V AC$ (typ), $I_{O(OUT)} = 1 A$	input current limit set to 2.75 A		350	375	mV
V <sub>USBDO</sub>	USB switch dropout voltage	$V_{USBDO} = V(USB) - V(OUT); V(USB) = 4.6 V$	I(OUT) + I(BAT)= 0.5 A		175	190	mV
- 09800	onnon alopour ronage	USB input current limit set to 2.75 A (typ)	I(OUT) + I(BAT)= 0.1 A		35	45	mV
VBATDODCH	Battery switch dropout voltage, discharge	V(BAT): 3 V $\rightarrow$ V <sub>CH(REG)</sub> , I(BAT) = -1 A			60	100	mV
VBATDOCH	Battery switch dropout voltage, charge	Charger on, V(BAT): 3 V $\rightarrow$ 4.2 V, I(BAT) = 1 A	A		60	100	mV
POWER PA	TH INPUT CURRENT LIMIT						
INP(LIM1)	Selected Input current limit, applies to USB input only	Selected input switch not in dropout, I <sup>2</sup> C setting PSEL = LO	gs : ISET2 = LO,	80		100	mA
INP(LIM2)	Selected Input current limit, applies to USB input only	Selected input switch not in dropout, $I^2C$ settings: ISET2 = HI, PSEL = LO		400		500	mA
I <sub>INP(LIM3)</sub>	Selected Input current limit, applies to either AC or USB input	Selected input switch not in dropout, $I^2C$ settings: ISET2 = HI OR LO, PSEL = HI				2.75	A
SYSTEM RE	GULATION VOLTAGE	·				1	
V <sub>SYS(REG)</sub>	Output regulation voltage	V <sub>SYS(REG)</sub> = V(OUT), DPPM loop not active, sel reached. Selected input voltage (AC or USB) >			4.6	4.7	V
POWER PA	TH PROTECTION AND RECOV	ERY FUNCTIONS					
VINOUTSH	Input-to-output short-circuit detection threshold	AC and USB switches set to OFF if V(OUT) <	V <sub>INOUTSH</sub>		0.6		V
R <sub>SH(USBSH)</sub>	OUT short-circuit recovery pullup resistor	V(OUT) < 1 V, internal resistor connected from	USB to OUT		500		Ω
R <sub>SH(ACSH)</sub>	OUT short-circuit recovery pullup resistor	V(OUT) < 1 V, internal resistor connected from	AC to OUT		500		Ω
	Overvoltage detection threshold	Rising voltage, overvoltage detected when V(A V(USB) > $V_{OVP}$	AC) > V <sub>OVP</sub> or	6	6.5	6.8	V
V <sub>OVP</sub>	Overvoltage detection hysteresis	Falling voltage, relative to detection threshold			0.1		V
V <sub>BATOUTSH</sub>	Battery-to-output short-circuit detection threshold	BAT switch set to OFF if V(BAT) - V(OUT)> V	BATOUTSH		200		mV
K <sub>BLK(SHBAT)</sub>	Battery-to-ouput short-circuit blanking time constant	$V_{(DPPM)}$ < 1V, $t_{BLK(SHBAT)}$ = $K_{BLK(SHBAT)} \times C_{DPPM}$ , $C_{DPPM}$ capacitor is connected from DPPM pin to AGND1			1		mS/n
SH(BAT)	OUT short-circuit recovery pullup current source	$V_{(BAT)} - V_{(OUT)} > V_{BATOUTSH}$ , Internal current source connected between OU	JT and BAT		10		mA
R <sub>SHBAT)</sub>	BAT short-circuit recovery resistor	V <sub>(BAT)</sub> < 1V, Internal resistor connected from OUT to BAT			1		kΩ
R <sub>DCH(BAT)</sub>	BAT pulldown resistor	Internal resistor connected from BAT to AGND by ANLG1	1 when battery is not detected		500		Ω

8



www.ti.com



#### SLVS663B-MAY 2006-REVISED APRIL 2008

## ELECTRICAL CHARACTERISTICS – POWER PATH AND CHARGE MANAGEMENT (Continued)

Over recommended operating conditions (typical values at  $T_J = 25^{\circ}C$ ), application circuit as in Figure 3 (unless otherwise noted).

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
POWER PA	TH TIMING CHARACTERISTICS, DPPN	AND THERMAL LOOPS NOT	ACTIVE, $R_{TMR} = 50 k\Omega$				
t <sub>BOOT</sub>	Boot-up time	Measured from input power d	etection	120	200	300	ms
t <sub>SW(ACBAT)</sub>	Switching from AC to BAT	No USB: measured from V(AC) – V(BAT) < V <sub>IN(NDT)</sub> , USB detected: CE = LO (after CE hold-off time)				50	μs
t <sub>SW(USBBAT)</sub>	Switching from USB to BAT	No AC: measured from V(USI detected: CE = LO (after CE F				50	μs
t <sub>SW(PSEL)</sub>	Switching from USB to AC	Toggling I <sup>2</sup> C PSEL bit				50	μs
t <sub>SW(ACUSB)</sub>	Switching from AC to USB or USB to AC	AC power removed or USB po	ower removed			100	μs
BATTERY R	EMOVAL DETECTION						
V <sub>NOBATID</sub>	Battery ID resistor detection	ID resistor not detected at V(C	OUT) – V(ANLG1) < V <sub>NOBATID</sub>		0.5		V
t <sub>DGL(NOBAT)</sub>	Deglitch time for battery removal detection			0.6		1.2	ms
		00, V <sub>(OUT)</sub> : 2.5 V to 4.4 V		<u>``</u>	JT) — 1.: 00 kΩ	2	
1	ANLG1 pullup current	Set via I <sup>2</sup> C bits (BATID1, BATID2) ADC_WAIT register	01		10		μΑ
I <sub>O(ANLG1)</sub>			10		50		
			11		60		
		Total accuracy		25%		25%	
FAST CHAR	RGE CURRENT, V(OUT) > V(BAT) + 0.1	,					
I <sub>O(BAT)</sub>	Charge current range	$I_{O(BAT)} = \frac{K_{(SET)} \times V_{(SET)}}{R_{SET}}$		100		1500	mA
			11, 100% scaling	2.475	2.5	2.525	
		V <sub>SET</sub> = V(ISET1),	10, 75% scaling	1.875	1.9	1.925	
V <sub>SET</sub>		(ISET1_1, ISET1_0) =	01, 50% scaling	1.225	1.25	1.275	V
			00, 25% scaling	0.575	0.6	0.625	
		100 mA < I <sub>O(BAT)</sub> ≤ 1 A	-	350	400	450	
K <sub>SET</sub>	Battery charge current set factor	1 mA < I <sub>O(BAT)</sub> ≤ 100 mA		100	400	1000	
PRECHARG	E CURRENT, V(OUT) > V(BAT) + 0.1 V	, V <sub>BATSH</sub> < V(BAT) < V <sub>LOWV</sub> , t <	t <sub>(PRECHG)</sub>	1		1	
I <sub>O(PRECHG)</sub>	Precharge current range	$I_{O(PRECHG)} = \frac{V_{(PRECHG)} \times R_{SET}}{R_{SET}}$	K <sub>(SET)</sub>	10		150	mA
V <sub>PRECHG</sub>	Precharge set voltage	V <sub>PRECHG</sub> = V(ISET1)		220	250	270	mV
V <sub>LOWV</sub>	Precharge to fast-charge transition	Fast charge at V(BAT) > V <sub>LOV</sub>	W	2.8	3	3.2	V
t <sub>DGL(PRE)</sub>	Deglitch time for fast charge to precharge transition	Decreasing battery voltage, R	$T_{\rm TMR} = 50 \ \rm k\Omega$		22.5		ms
CHARGE RE	EGULATION VOLTAGE, $V(OUT) > V_{O(B)}$	ATREG) + 0.1V					
		Voltage options, selection via	l <sup>2</sup> C		4.2 4.356		V
V <sub>O(BATREG)</sub>	Battery charge voltage	Accuracy, T <sub>A</sub> = 25°C		-0.5%		0.5%	
		Total accuracy		-1%		1%	
CHARGE TE	ERMINATION, V(BAT) > V <sub>RCH</sub> , VOLTAG						
I <sub>TERM</sub>	Charge termination current range	$I_{(TERM)} = \frac{V_{(TERM)} \times K_{(SET)}}{R_{SET}}$		10		150	mA
			11, 100% scaling	240	260	280	
	Battery termination detection set	V <sub>TERM</sub> = V(ISET1),	10, 75% scaling	145	160	175	
V <sub>TERM</sub>	voltage	(ISET1_1, SET1_0) =	01, 50% scaling	90	110	130	mV
			00, 25% scaling	40	60	75	
t <sub>DGL(TERM)</sub>	Deglitch time for termination detection	V(ISET1) < V <sub>TERM</sub> , R <sub>TMR</sub> = 50	kΩ		22.5		ms

9



## ELECTRICAL CHARACTERISTICS – POWER PATH AND CHARGE MANAGEMENT (Continued)

Over recommended operating conditions (typical values at  $T_J = 25^{\circ}C$ ), application circuit as in Figure 3 (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BATTERY R	ECHARGE DETECTION					
V <sub>RCH</sub>	Recharge threshold voltage	New charge cycle starts if V(BAT) < V_{O(BATREG)} - V_{RCH}, after termination was detected	80	100	130	mV
t <sub>DGL(RCH)</sub>	Deglitch time for recharge detection	$R_{TMR} = 50 \text{ k}\Omega$		22.5		ms
DPPM FUNC	CTION					-
V <sub>DPPM</sub>	DPPM regulation point range	$V_{(DPPM)} = R_{DPPM} \times K_{DPPMM} \times I_{O(DPPM)}$	2.6		4.4	V
I <sub>O(DPPM)</sub>	DPPM pin current source	AC or USB present	95	100	105	μΑ
K <sub>DPPM</sub>	DPPM scaling factor		1.139	1.15	1.162	
t <sub>DGL(DPPM)</sub>	DPPM de-glitch time	Status bit set indicating DPPM loop active after deglitch time, $R_{TMR}$ = 50 $k\Omega$		500		μs
PACK TEMP	PERATURE SENSING					
V <sub>LTF</sub>	Low temperture threshold	Pack low temperature fault at V(TS) > V <sub>LTF</sub>	2.465	2.500	2.535	V
V <sub>HTF</sub>	High temperture threshold	Pack low temperature fault at V(TS) < V <sub>HTF</sub>	0.485	0.500	0.515	V
I <sub>O(TS)</sub>	Temperature sense current source	Thermistor bias current	18.8	20	21.2	μΑ
t <sub>DLG(TFAULT)</sub>	Deglitch time for temperature fault detection	$R(TMR) = 50 k\Omega$ , V(TS) > V <sub>LTF</sub> OR V(TS) < V <sub>HTF</sub>		22.5		ms
CHARGE A	ND PRECHARGE SAFETY TIMER	1				
t <sub>CHG</sub>	Charge safety timer programmed value	Safety timer range, thermal/DPPM loop not active, $t_{CHG} = R_{TMR} \times K_{TMR}$	3	5	10	hours
K <sub>TMR</sub>	Charge timer set factor		0.313	0.360	0.414	s/Ω
t <sub>CHGADD</sub>	Total elapsed time when DPPM or thermal loop are active	fast charge on, $t_{\text{CHGADD}}$ is the maximum add-on time added to $t_{\text{CHG}}$		2 t <sub>CHG</sub>		hours
t <sub>PRECHG</sub>	Precharge safety timer programmed value	Pre charge safety timer range, thermal/DPPM loop not active, $t_{PRECHG} = K_{PRE} \times R_{TMR} \times K_{TMR}$	18	30	60	min
K <sub>PRE</sub>	Precharge timer set factor		0.09	0.1	0.11	
t <sub>PCHGADD</sub>	Total elapsed time when DPPM or thermal loop are active	Precharge on, $t_{\mbox{PCHGADD}}$ is the maximum add-on time added to $t_{\mbox{PRECHG}}$		$2 \times t_{PRECHG}$		hours
R <sub>TMR</sub>	External timer resistor limits		30		100	kΩ
$R_{\text{TMR}(\text{FLT})}$	Timer fault recovery pullup resistor	Internal resistor connected from OUT to BAT after safety timer timeout		1		kΩ
THERMAL F	REGULATION LOOP	· · · · · · · · · · · · · · · · · · ·				
T <sub>THREG</sub>	Temperature regulation limit	Charge current decreasesd and timer extended when $T_{\rm J}$ > $T_{\rm THREG}$	115		135	°C
CHARGER	THERMAL SHUTDOWN	· · · ·				
T <sub>THCHG</sub>	Charger thermal shutdown	Charger turned off when T <sub>J</sub> > T <sub>THCHG</sub>		150		°C
T <sub>THCHGHYS</sub>	Charger thermal shutdown hysteresis			30		°C



www.ti.com

## **ELECTRICAL CHARACTERISTICS – LINEAR REGULATORS**

Over recommended operating conditions (typical values at  $T_J = 25^{\circ}C$ ), application circuit as in Figure 3 (unless otherwise noted).

	PARAMETER	TEST CC	ONDITIONS	MIN TY	P MAX	UNIT		
SELECTABL	E OUTPUT VOLTAGE LDO'S : LDO	, LDO2						
I <sub>Q(LDO12)</sub>	Quiescent current, either LDO1 or LDO2 enabled, LDO0 disabled	I <sub>Q(LDO12)</sub> = I(VIN_LDO02)	$I_{(LDO1,2)} = -1 \text{ mA}$ $I_{(LDO1,2)} = -150 \text{ mA}$	1:		μA		
I <sub>O(LDO1,2)</sub>	Output current range				150	mA		
		Output voltage, selectable via l	²C.	Available output V <sub>O(LD01</sub> TYP = 1.25, 1.5 2.85, 3, 3.2	<sup>2)</sup> , 1.8, 2.5,	V		
		Dropout voltage, 150 mA load			300	mV		
V <sub>O(LDO1,2)</sub>	LDO1, LDO2 output voltage	Total accuracy, V(VIN_LDO02)	= 3.65 V	-3%	3%			
		Line regulation, 100 mA load, V(VIN_LDO02): V <sub>(LDO1,2)TYP</sub> + 0	$0.5 \text{ V} \rightarrow 4.7 \text{ V}$	-1%	1%			
		Load regulation, load: 10 mA $-$ V(VIN_LDO02) > V <sub>O(LDO1,2)</sub> TYP		-1.5%	1.5%			
P <sub>SR(LDO12)</sub>	PSRR at 20 kHz	150-mA load at output, V(VIN_	LDO02) – V <sub>O(LDO1,2)</sub> = 1 V	40	)	dB		
I <sub>SC(LDO1,2)</sub>	LDO1 and -2 short-circuit current limit	Output grounded		30	0	mA		
R <sub>DCH(LDO1,2)</sub>	Discharge resistor	LDO disabled by I <sup>2</sup> C command		30	0	Ω		
ILKG(LDO1,2)	Leakage current	LDO off		:	2	μΑ		
SIM LINEAR	REGULATOR			· · ·				
I <sub>Q(SIM)</sub>	Quiescent current	Internally connected to OUT pir	ı	20	)	μΑ		
I <sub>O(SIM)</sub>	Output current range				8	mA		
		Output voltage, selectable via I <sup>2</sup> C.		Output voltage, selectable via l <sup>2</sup> C.		Available output V <sub>O(SIM)TYP</sub> = 1		V
		Dropout voltage, 8-mA load			0.2	V		
V <sub>O(SIM)</sub>	SIM LDO output voltage	Total accuracy, V(OUT): 3.2 V	to 4.7 V, 8 mA	-5%	5%			
0(3111)		Load regulation, load: 1 mA $\rightarrow$ V(OUT) > V_{O(SIM) TYP} + 0.5 V	8 mA,	-3%	3%			
		Line regulation, 5 mA load, V(C $V_{O(SIM)\ TYP}$ + 0.5 V $\rightarrow$ 4.7 V	OUT):	-2%	2%			
I <sub>SC(SIM)</sub>	Short-circuit current limit	Output grounded		20	)	mA		
I <sub>LKG(SIM)</sub>	Leakage current	LDO off			1	μΑ		
PROGRAMN	IABLE OUTPUT VOLTAGE LDO'S: L	DO3, LDO4, LDO5						
I <sub>Q(LDO35)</sub>	Quiescent current, only one of LDO3, LDO4, LDO5 is enabled	I <sub>Q(LDO35)</sub> = I(VIN_LDO35)		70	)	μΑ		
I <sub>O(LDO35)</sub>	Output current range				100	mA		
		Output voltage, selectable via l	<sup>2</sup> C	Available output V <sub>O(LDO35)TYP</sub> = 1 4.46 V, 25 m	.224 V to	V		
		Dropout voltage, 100-mA load			. 240	mV		
V <sub>O(LDO35)</sub>	LDO3, LDO4, LDO5 output voltage	Total accuracy, 100 mA load V	(VIN_LDO35) = 5 V	-3%	3%			
• U(LUU35)		Load regulation, V(VIN_LDO35) > V <sub>O(LDO35)TYP</sub> + 0.5 V	- load: 1 mA → 50 mA	-1%	1%			
		Line regulation, 10 mA load, V(VIN_LDO35): $V_{O(LDO35)TYP}$ +	$0.5 \text{ V} \rightarrow 4.7 \text{ V}$	-1%	1%			
I <sub>SC(LDO35)</sub>	Short-circuit current limit	Output grounded		25	0	mA		
PSR <sub>(LDO35)</sub>	PSRR at 10 kHz	$V(VIN\_LDO35) > V_{O(LDO3,5)} + 1$	V, 50 mA load at output	40	)	dB		
R <sub>DCH(LDO35)</sub>	Discharge resistor	LDO is disabled by I <sup>2</sup> C comma	nd	40	) 	Ω		
ILKG(LDO35)	Leakage current	LDO off			1	μA		

# **ELECTRICAL CHARACTERISTICS – LINEAR REGULATORS (continued)**

Over recommended operating conditions (typical values at  $T_J = 25^{\circ}C$ ), application circuit as in Figure 3 (unless otherwise noted).

	PARAMETER	TEST CONDITIO	NS	MIN	TYP	MAX	UNIT	
RTC_OUT LIN	EAR REGULATOR	1		l.				
IQ(RTC_OUT)	Quiescent current for RTC LDO	Internally connected to OUT pin			20		μA	
IO(RTC_OUT)	Output current range					8	mA	
		Output voltage value, selectable via I	<sup>2</sup> C.	Available 2.6	output vol V or 3.1 V		V	
		Dropout voltage, I(RTC_OUT) = -8 m	nA			200	mV	
	RTC_OUT output voltage	Total accuracy, V(OUT): 2 V to 4.7 V sleep mode not set	, 8 mA load,	-5%		5%		
		Load regulation, load: 1 mA $\rightarrow$ 8 mA, V	2 V < V(OUT) < 4.7	-3%		3%		
		Line regulation, 5 mA load V(OUT): 2 V $\rightarrow$ 4.7 V		-2%		2%		
I <sub>SH(RTC_OUT)</sub>	Short-circuit current limit	V(RTC_OUT) = 0 V			20		mA	
		V(RTC_OUT) = 1.5 V,	$T_J = 85^{\circ}C$		880			
LKG(RTC_OUT)	Leakage current	$V(OUT) = 0 V$ $T_{\rm J} = 25^{\circ}C$			250		nA	
LDO0 LINEAR	REGULATOR							
	Quieseent eurrent	Internally connected to VIN_LDO	Internally connected to VIN_LDO12	I(LDO0) = -1 mA		15		۵
I <sub>Q(LDO0)</sub>	Quiescent current	pin	I(LDO0) = -150 mA		160		μA	
I <sub>O(LDO0)</sub>	Output current range					150	mA	
		Fixed output voltage value			3.3		V	
		Dropout voltage, I(LDO0) = -150 mA				300	mV	
V <sub>O(LDO0)</sub>	Output voltage	Total accuracy		-3%		3%		
VO(LDO0)	oupur voltage	Line regulation, V(OUT): V <sub>O(LDO0)</sub> + 0. -100 mA	5 $\rightarrow$ 4.7 V, I(LDO0) =	-1%		1%		
		Load regulation, I(LDO0) = -10 mA -	→ –150 mA	-1.5%		1.5%		
PSR <sub>(LDO0)</sub>	PSRR at 20 kHz	150-mA load at output, V(VIN_LDO12	2) – V <sub>O(LDO1,2)</sub> = 1 V		40		dB	
I <sub>SC(LDO0)</sub>	Short-circuit current limit	V(LDO0) = 0 V			300		mA	
I <sub>LKG(LDO0)</sub>	Leakage current	LDO off			1		μΑ	
LDO_PM LINE	AR REGULATOR	· ·				1		
I <sub>Q(LD0_PM)</sub>	Output current range					20	mA	
		Fixed output voltage value, V(OUT) >	• 4 V		3.3		V	
V <sub>O(LDO_PM)</sub>	Output voltage	Dropout voltage, I(LDOPM) = $-12 \text{ mA}$			0.5	0.7	V	
		Total accuracy		-5%		5%		
ILKG(LDOPM)	Leakage current	LDO off			1		μA	



www.ti.com



www.ti.com

# ELECTRICAL CHARACTERISTICS – SWITCHED MODE SM1 STEP-DOWN CONVERTER

Over recommended operating conditions (typical values at  $T_J = 25^{\circ}C$ ),  $V_{O(SM1)} = 1.24$  V, application circuit as in Figure 3 (unless otherwise noted).

	PARAMETER	TEST CONDITIONS		MIN 1	ΓYΡ	MAX	UNIT
I <sub>Q(SM1)</sub>	Quiescent current for SM1	$I_{Q(SM1)} = I(VIN\_SM1)$ , no output load	Not switching		10		μA
Q(OMT)		SM1 OFF, set via I <sup>2</sup> C			0.1		•
I <sub>O(SM1)</sub>	Output current range				600		mA
		Output voltage, selectable via I <sup>2</sup> C, stand	by OFF	Available voltages: V <sub>0</sub> 0.6 V to adjustable ste	⊃(SM1) 1.8 \ in 40	TYP = √,	V
V <sub>O(SM1)</sub>	Output voltage, PWM mode	$V_{O(SM1)} = V_{SBY(SM1)}$ , output voltage rang	e, standby ON	Available voltages: V 0.6 V to adjustable ste	sby(si 1.8 \ in 40	<sub>M1)</sub> = √,	v
		Total accuracy, $V_{O(SM1)TYP} = V_{SBY(SM1)} = V(VIN_SM1) = 3 V to 4.7 V; 0 mA \le I_{O(S}$	= 1.24 V, <sub>M1)</sub> ≤ 600 mA	-3%		3%	
		Line regulation, V(VIN_SM1): 3 V $\rightarrow$ 4.7 $I_{O(SM1)}$ = 10 mA	V,	0.	027		%/V
		Load regulation, V(VIN_SM1) = 4.7 V, $I_{O(SM1)}$ : 60 mA $\rightarrow$ 540 mA		0.	139		%/A
R <sub>DSON(PSM1)</sub>	P-channel MOSFET on-resistance	V(VIN_SM1) = 3.6 V, 100% duty cycle s	et		310	500	mΩ
ILKG(PSM1)	P-channel leakage current				0.1		μA
R <sub>DSON(NSM1)</sub>	N-channel MOSFET on-resistance	V(VIN_SM1) = 3.6 V, 0% duty cycle set			220	330	mΩ
ILKG(PSM1)	N-channel leakage current				5		μA
I <sub>LIM(SM1)</sub>	P- and N-channel current limit	3 V < V(VIN_SM1) < 4.7 V		900 1	050	1200	mA
f <sub>S(SM1)</sub>	Oscillator frequency	PWM mode set		1.3	1.5	1.7	MHz
EFF <sub>(SM1)</sub>	Efficiency	V(VIN_SM1) = 4.2 V, PWM mode, I <sub>O(SM</sub> V <sub>O(SM1)</sub> = 3 V	<sub>1)</sub> = 300 mA,	9	90%		
t <sub>SS(SM1)</sub>	Soft start ramp time	Converter OFF $\rightarrow$ ON, V <sub>O(SM1)</sub> : 5% $\rightarrow$ 95 value	5% of target		750		μs
t <sub>DLY(SM1)</sub>	Converter turn-on delay	GPIO1 pin programmed as SM1 convert control. Measured from V(GPIO1): LO –			170		μs

# ELECTRICAL CHARACTERISTICS – SWITCHED MODE SM2 STEP-DOWN CONVERTER

Over recommended operating conditions (typical values at  $T_J = 25^{\circ}C$ ),  $V_{O(SM1)} = 1.24$  V, application circuit as in Figure 3 (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT	
I <sub>Q(SM2)</sub>	Quiescent current for SM2	$I_{Q(SM2)} = I(VIN_SM2)$ , no output load	Not switching	10		μA
,		SM2 OFF, set via I <sup>2</sup> C	0.1			
I <sub>O(SM2)</sub>	Output current range			600	mA	
		Output voltage, selectable via I <sup>2</sup> C, stand	dby OFF	Available outp voltages: V <sub>O(SM2)</sub> 1 V to 3.4 V, adju in 80 mV step	<sub>TYP</sub> = stable	V
V <sub>O(SM2)</sub>		$V_{O(SM2)} = V_{SBY(SM2)}$ , output voltage range ON	ge, standby	Available outp voltages: V <sub>SBY(SM</sub> V to 3.4 V, adjusta 80 mV steps	<sub>2)</sub> = 1 able in	v
	Output voltage	$\begin{array}{l} \mbox{Total accuracy, $V_{O(SM2)TYP} = V_{SM2(SBY)}$}\\ \mbox{V(VIN\_SM2) = greater of [3 V or ($V_{O(SM)}$$ to 4.7 V; 0 mA $\le$ I_{O(SM2)}$ $\le$ 600 mA $ \end{array}$	= 1.8 V, <sub>12)</sub> + 0.3 V)]	-3%	3%	
		Line regulation, V(VIN_SM2) = greater [3 V or (V <sub>O(SM2)</sub> + 0.3 V)] to 4.7 V; 0 mA $\leq$ I <sub>O(SM2)</sub> $\leq$ 600 mA	0.027		%/V	
		Load regulation, V(VIN_SM2) = 4.7 V, $I_{O(SM2)}$ : 60 mA $\rightarrow$ 540 mA		0.139		%/A
R <sub>DSON(PSM2)</sub>	P-channel MOSFET on-resistance	V(VIN_SM2) = 3.6 V, 100% duty cycle s	set	310	500	mΩ
ILKG(PSM2)	P-channel leakage current			0.1		μA
R <sub>DSON(NSM2)</sub>	N-channel MOSFET on-resistance	V(VIN_SM2) = 3.6 V, 0% duty cycle set	:	220	330	mΩ
I <sub>LKG(PSM2)</sub>	N-channel leakage current			5		μA
I <sub>LIM(SM2)</sub>	P- and N-channel current limit	3 V < V(VIN_SM2) < 4.7 V, TPS65820		900 1050	1200	mA
f <sub>S(SM2)</sub>	Oscillator frequency	PWM mode set		1.3 1.5	1.7	MHz
EFF <sub>(SM2)</sub>	Efficiency	V(VIN_SM2) = 4.2 V, $I_{O(SM2)}$ = 300 mA, $V_{O(SM2)}$ = 3 V		90%		
t <sub>SS(SM2)</sub>	Soft start ramp time	Converter OFF $\rightarrow$ ON, V <sub>O(SM2)</sub> : 5% $\rightarrow$ 9 value	Converter OFF $\rightarrow$ ON, V <sub>O(SM2)</sub> : 5% $\rightarrow$ 95% of target			μs
t <sub>DLY(SM2)</sub>	Converter turn-on delay	GPIO2 pin programmed as SM2 conver control. Measured from V(GPIO2): LO -		170		μs

## **ELECTRICAL CHARACTERISTICS – GPIOs**

Over recommended operating conditions (typical values at  $T_J = 25^{\circ}C$ ), application circuit as in Figure 3 (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
GPIO1-3						
V <sub>OL</sub>	Low level output voltage GPIO0	I <sub>OL</sub> = 20 mA			0.5	V
I <sub>OGPIO</sub>	Low level sink current into GPIO1, 2, 3	V(GPIOn) = V(OUT)	20			mA
V <sub>IL</sub>	Low level input voltage				0.4	V
I <sub>LKG(GPIO)</sub>	Input leakage current	V(GPIOn) = V(OUT)		1		μA

www.ti.com



## **ELECTRICAL CHARACTERISTICS – ADC**

Over recommended operating conditions (typical values at  $T_J = 25^{\circ}C$ ), V(ADC\_REF) =2.535v if external reference voltage is used,application circuit as in Figure 3 (unless otherwise noted).

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
ANALOG INPL	JTS							
V <sub>RNG(CH1_5)</sub>	Full scale input range Ch1 to Ch5	Positive inputs (active clamp), full sca	lle ~ 2.535 V	0		V(ADC _REF)	V	
V <sub>RNG(CH6_8)</sub>	Full scale input range Ch6 to Ch8	Positive inputs (active clamp), full sca	lle ~4.7 V	0		$\begin{array}{c} V_{\text{INTREF}} \\ \times \ 1.854 \end{array}$	V	
C <sub>IN(ADC)</sub>	Input capacitance (all channels)				15		pF	
RINADC(CH1_5)	Input resistance	(Ch1 to Ch5)		1			MΩ	
ILKGADC(CH1_5)	Leakage current	(Ch1 to Ch5)				100	nA	
R <sub>INADC(CH6_8)</sub>	Input resistance	(Ch6 to Ch8)		430	540		kΩ	
I <sub>LKGADC(CH6_8)</sub>	Leakage current	(Ch6 to Ch8)				10	μA	
V <sub>CH5(ADC)</sub>	Internal voltage proportional to junction temperature	$T_J = 25^{\circ}C$ , ADC channel 5 input volta Temperature coefficient	ge		1.895 6.5		V mV/° C	
DC ACCURAC	Y							
RES <sub>(ADC)</sub>	Resolution	SAR ADC			10		Bits	
MCD <sub>(ADC)</sub>	No missing codes			SP	ECIFIED	)		
INL <sub>(ADC)</sub>	Integral linearity error				±3	·	LSB	
DNL <sub>(ADC)</sub>	Differential non-linearity error				 ±1		LSB	
OFF <sub>ZERO(ADC)</sub>	Offset error	Difference between the first code tran (0000 to 0001) from the ideal AGI			5	LSB		
OFF <sub>CH(ADC)</sub>	Offset error match between channels				5	LSB		
GAIN <sub>ADC</sub>	Gain error	Deviation in code from the ideal full so (11111) for the full scale voltage	cale code		±8		LSB	
GAIN <sub>CH(ADC)</sub>	Gain error match	Any two channels			2		LSB	
THROUGHPUT	r speed							
ADC <sub>CLK</sub>	Sampling clock			600	750	900	kHz	
ADC <sub>TCONV</sub>	Conversion time	Sampling, convertion and setting Rs : CH1, CH2, CH3; Rs $\leq$ 500 $\Omega$ for CH6		44	59	68	μs	
	/OLTAGES							
VINTREF	Internal ADC reference voltage	$T_A = 25^{\circ}C$ , V(ADC_REF) = V <sub>INTREF</sub> w ADC reference is selected	hen internal	2.53	2.535	2.54	V	
I <sub>SHRT(INTREF)</sub>	Internal reference short-circuit limit	V(ADC_REF) = AGND1, internal references of the second strength of the second strength of the second	rence		6		mA	
V <sub>REF(DRIFT)</sub>	ADC internal reference temperature drift				50	100	ppm/°C	
I <sub>Q(ADC)</sub>	ADC Internal reference quiescent current	Measured at OUT pin (internal referen ADC_REF pin (external reference)	nce) or		40		μA	
			00		0			
		ADC channel 2 bias current, set via I <sup>2</sup> C register ADC_WAIT bits	01		10		μΑ	
I <sub>(ANLG2)</sub>	ANLG2 pin internal pullup current source	(ADC_CH2I_D1_1, ADC_CH2I_D2)	10		50			
			11		60			
		Total accuracy, relative to selected va	alue	-25%		25%		
		ADC channel 1 bias current, set via	00		UT) – 1. 600 kΩ	.2	μA	
	ANLG1 pin internal pullup	$I^2C$ register ADC_WAIT bits	01		10			
I <sub>(ANLG1)</sub>	current source	(BATIDI_D1, BATIDI _D2)	10		50			
			11		60			
		Total accuracy	10%		10%			

15

# ELECTRICAL CHARACTERISTICS – ADC (continued)

Over recommended operating conditions (typical values at  $T_J = 25^{\circ}C$ ), V(ADC\_REF) =2.535v if external reference voltage is used,application circuit as in Figure 3 (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
INTERNAL REFERENCE POWER CONSUMPTION										
PD <sub>ACTIVE</sub>	Power dissipation	Conversion active		2.3		mW				
PD <sub>ARMED</sub>	Power dissipation	Not converting		0.43		mW				
TRIGGER TIM	ING CHARACTERISTICS									
t <sub>DELAY(TRG)</sub>	Trigger delay time accuracy	Time range, set via I <sup>2</sup> C register ADC_DELAY	0		750	uS				
		Relative to typical value set via I <sup>2</sup> C	-20%		20%					
t <sub>WAIT(TRG)</sub>	Trigger wait time accuracy	Time range, set via I <sup>2</sup> C register ADC_WAIT	0		20.48	mS				
		Relative to typical value set via I <sup>2</sup> C	-20%		20%					

## **ELECTRICAL CHARACTERISTICS – LED AND PWM DRIVERS**

Over recommended operating conditions (typical values at  $T_J = 25^{\circ}C$ ), application circuit as in Figure 3 (unless otherwise noted)

	PARAMETER	TEST COND	MIN	TYP	MAX	UNIT		
SM3 BOOST	CONVERTER, WHITE LED CON	STANT CURRENT DRIVER						
V <sub>VIN(SM3)</sub>	Input Voltage range	V(OUT) = 3.3 V		3		4.7	V	
V <sub>OVP3</sub>	Output overvoltage trip	OVP detected at V(SM3) > V	/ <sub>OVP3</sub>	26.5	29	30	V	
V <sub>HYS(OVP3)</sub>	Output overvoltage hysteresis	OVP not detected at V(SM3)		1.8		V		
V <sub>SM3REF</sub>	LED current sense threshold	LED current below regulation V(FB3) < V <sub>SM3REF</sub>	244	252	260	mV		
I <sub>O(SM3)</sub>	LED current	Current range, Vin = 3.3 V,				25	mA	
		Total accuracy, $I_{O(SM3)} = 10$	mA	-10%		10%		
D <sub>SM3SW</sub>	LED switch duty cycle	Duty cycle range	D <sub>SM3SW</sub> = 0 via l <sup>2</sup> C,	256 step	6%, set os 0.4% um step			
-	LED switch duty cycle pattern	256 pulses within repetition	SM3_LF_OSC = 0		122		11-	
F <sub>REP_SM3</sub>	repetition rate	rate time	SM3_LF_OSC = 1		183		Hz	
R <sub>DSON(SM3SW</sub>	LED switch MOSFET on-resistance	V(OUT) = 3.6 V; I(SM3SW)		1	2	Ω		
I <sub>LKG(SM3SW)</sub>	LED switch MOSFET leakage			1		μA		
R <sub>DSON(L3)</sub>	Power stage MOSFET on-resistance	V(OUT) = 3.6 V; I(L3) = 200		300	600	mΩ		
I <sub>LKG(L3)</sub>	Power stage MOSFET leakage				1		μA	
I <sub>MAX(L3)</sub>	Power stage MOSFET current limit	3 V < V(OUT) < 4.7 V		400	500	600	mA	
PWM DRIVER	R, PWM OPEN DRAIN OUTPUT	l						
V <sub>OL(PWM)</sub>	Low level output voltage	I(PWM)= 150 mA				0.5	V	
F <sub>PWM</sub>	PWM driver frequency	Frequency range		Set via 0.5/1/1.5/2	I <sup>2</sup> C, F <sub>PW</sub> 2/3/4.5/7.	<sub>M</sub> = 8/15.6	Hz	
1 1111		Total accuracy, relative to se	-20%		20%			
D <sub>PWM</sub>	PWM driver duty cycle	Duty cycle range		6.25% to set % minim	via I <sup>2</sup> C,			
LED_PWM D	RIVER, LED_PWM OPEN DRAIN	OUTPUT		1		I		
D <sub>LEDPWM</sub>	LED_PWM driver duty cycle	Duty cycle range			= 0% to a I <sup>2</sup> C, 25 % minim	6 steps		
-	LED_PWM driver duty cycle	256 pulses within repetition SM3_LF_OSC = 0						
F <sub>REP(LEDPWM)</sub>	pattern repetition rate	rate time	SM3_LF_OSC = 1	180			Hz	



www.ti.com

## ELECTRICAL CHARACTERISTICS – LED AND PWM DRIVERS (continued)

Over recommended operating conditions (typical values at  $T_J = 25^{\circ}C$ ), application circuit as in Figure 3 (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
V <sub>OL(LEDPWM)</sub>	Low level output voltage	I(LED_PWM) = 150 mA				0.5	V
V <sub>OH(LEDPWM)</sub>	High level output voltage					6	V
RGB DRIVER	, RED/GREEN/BLUE OPEN DR/	AIN OUTPUTS					
t <sub>FLASH(RGB)</sub>	Flashing period	Flashing period range		t <sub>FLASH(RGB)</sub> via I <sup>2</sup> C, 0 step	) = 1 to 8 .5 s mini , 8 steps	mum	S
		Total accuracy	Total accuracy				
t <sub>FLASH(ON)</sub> Flash on time		Flash on time range, value s	Set via I <sup>2</sup> C, t <sub>FLASH(ON)</sub> = 0.1/0.15/0.2/0.25/0.3/0.4/ 0.5/0.6 s			S	
		Total accuracy, relative to se	-20%		20%		
D <sub>RGB</sub>	Duty cycle	Duty cycle range, value sele	ctable via I <sup>2</sup> C	D <sub>RGB</sub> = 0% to 99.98%, set via I <sup>2</sup> C, 3.23% minimum step			
			00 (Driver set to OFF)				
1	DCD output sink ourrent	V(RED) = V(GREEN) = $V(BLUE) = 2 V$ , set via $I^2C$	01	2.4	4	5.6	mA
ISINK(RGB)	RGB output sink current	RGB_ISET1,0	10	4.8	8	11.2	
			11	7	12	16.6	
V <sub>OL(RGB)</sub>	Low-level output voltage	Output low voltage, 8-mA loa PINS	0.3			V	
I <sub>LKG(RGB)</sub>	Output off leakage current	V(RED)=V(GREEN)=V(BLU disabled	E) = 4.7 V, all drivers		1		μΑ

#### PGND2 L2 VIN\_SM2 SM2 AGND1 VIN\_SM1 L1 PGND1 GREEN GPIO3 GPIO2 SM1 GPIO1 RED I **[]]]** 1 42 SM3 BLUE $\square_2$ 41 CCC FB3 SCLK SDA T 3 40 SM3SW L3 39 4 RTC\_OUT PGND3 SIM **C**15 38 🗂 **C**16 LDO1 USB 37 🗔 LED PWM **CT1**7 AC 36 **C...** GROUND PAD OUT 8 35 VIN LDO02 OUT **[]]**9 34 PWM LDO2 LDO\_PM 10 33 ISET1 CCC3 11 32 LDO0 12 SYS\_IN TS 31 TMR **[]]]** 13 300000 LDO35\_REF VIN LDO35 DPPM CIII 1 29 23 24 25 26 27 28 **[] [] [] [] [] []** $\begin{bmatrix} 15 & 16 & 17 & 18 & 19 \\ \hline 1 & 1 & 1 & 1 \end{bmatrix} \begin{bmatrix} 16 & 17 & 18 & 19 \\ \hline 1 & 1 & 1 & 1 \end{bmatrix}$ $\begin{bmatrix} 20 & 21 & 22 \\ 0 & 0 & 0 \end{bmatrix}$ ADC\_REF ANLG2 ANLG1 AGND2 LDO5 LDO4 LDO3 HOT\_RST BAT BAT I<u>NT</u> TRSTPWON AGNDO RESPWRON

## **PIN ASSIGNMENT**

SLVS663B-MAY 2006-REVISED APRIL 2008

# PIN DESCRIPTION, REQUIRED EXTERNAL COMPONENTS

NAME	PIN	I/O	DESCRIPTION	EXTERNAL REQUIRED COMPONENTS (SEE APPLICATION DIAGRAM)
AC	7	I	Adapter charge input voltage, connect to AC_DC adapter positive output terminal (dc voltage)	1-μF (minimum) capacitor to AGND1 pin to minimize overvoltage transients during AC power hot-plug events.
ADC_REF	22	I/O	ADC internal reference filter or ADC external reference input	4.7- $\mu F$ (minimum) to 10- $\mu F$ (maximum) capacitor connected to AGND2 pin
AGND0	16	-	Analog ground connection	Connect to analog ground plane
AGND1	48		Analog ground pin	Connect to analog ground plane
AGND2	25		Analog ground pin	Connect to analog ground plane
ANLG1	24	I	Analog input to ADC, programmable current source output	Can be used to monitor additional system or pack parameters
ANLG2	23	I	Analog input to ADC, programmable current source output	Can be used to monitor additional system or pack parameters
BAT	17, 18	I/O	Battery power	Connect to battery positive terminal. Connect 10- $\mu F$ capacitor (minimum) from BAT pin to AGND1 pin
BLUE	1	0	Programmable blue driver, open drain output, current sink output when active.	Connect to BLUE input of RGB LED
DPPM	14	I	Dynamic power path management set-point	External resistor from DPPM pin to AGND1 pin sets the DPPM regulation threshold. 1 nF (minimum) capacitor to from DPPM to AGND1 sets BAT to OUT short-circuit blanking delay when battery is hot-plugged into system
FB3	41	I/O	White LED duty cycle switch output, LED current setting	External resistor from FB3 pin to PGND3 pin sets LED peak current. Connect 100-pF (minimum) filter capacitor to PGND3 pin.
HOT_RST	15	I/O	Hardware reset input, reset generated when connected to ground	Connect to an external push-button switch
GPIO1	43	I/O	General purpose programmable I/O	Example: External interrupt request to host (INT: HI→LO)
GPIO2	53	I/O	General purpose programmable	I/O example: Set SM1 and SM2 converters in standby mode
GPIO3	54	I/O	General purpose programmable I/O	Example: ADC conversion start trigger
GREEN	56	0	Programmable LED driver, open-drain output, current sink output when active	Connect to GREEN input of RGB LED
INT	19	0	Interruption pin, open-drain output	Connect 100-k $\Omega$ external pullup resistor between $\overline{\text{INT}}$ and OUT. $\overline{\text{INT}}$ pin is LO when interrupt is requested by TPS65820.
ISET1	11	I	Current set point when charging in auto mode with AC selected. Precharge and charge termination set point for all charge modes	External resistor from ISET1 pin to AGND1 pin sets charge current value
L1	46	0	SM1 synchronous buck converter power stage output	3.3-μH inductor to SM1 pin
L2	51	0	SM2 synchronous buck converter power stage output	3.3-μH inductor to SM2 pin
L3	39	0	Drain of the integrated boost power stage switch	4.7- $\mu$ H inductor to OUT pin, external Schottky diode to SM3 pin
LDO_PM	10	0	General-purpose LDO output	1-µF (minimum) capacitor to AGND1 pin
LDO0	32	0	LDO0 output, fixed voltage	1-µF (minimum) capacitor to AGND1
LDO1	37	0	LDO1 output	1-µF (minimum) capacitor to AGND1
LDO2	33	0	LDO2 output	1-µF (minimum) capacitor to AGND1
LDO3	28	0	LDO3 output	2.2-µF (minimum) capacitor to AGND2
LDO35_REF	30	Ι	Linear regulators LDO3–5 reference filter	100-nF capacitor to AGND2
LDO4	27	0	LDO4 output	2.2-µF (minimum) capacitor to AGND2
LDO5	26	0	LDO5 output	2.2-µF (minimum) capacitor to AGND2
LED_PWM	36	0	PWM driver output, open-drain	Can be used to drive a keyboard backlight LED
OUT	8, 9	0	Power path output. Connect to system main power rail (system power bus)	10-μF capacitor to AGND1 pin



SLVS663B-MAY 2006-REVISED APRIL 2008


**TPS65820** 


NAME	PIN	I/O	DESCRIPTION	EXTERNAL REQUIRED COMPONENTS (SEE APPLICATION DIAGRAM)
PGND1	45	-	SM1 synchronous buck converter power ground	Connect to power ground plane
PGND2	52	-	SM1 synchronous buck converter power ground	Connect to power ground plane
PGND3	38	-	White LED driver power ground input	Connect to a power ground plane
PWM	34	0	PWM driver output, open-drain	Can be used to drive a vibrator or other external functions
RED	55	0	Programmable LED driver, open drain output, current sink output when active.	Connect to RED input of RGB LED
RESPWRON	21	0	System reset, open-drain output	100-k $\Omega$ external pullup resistor to OUT. RESPWRON pin is LO when TPS65820 is resetting the system.
RTC_OUT	4	0	Low-leakage LDO output. Can be connected to a super-capacitor or secondary cell, if used as a RTC backup output.	1-μF (minimum) capacitor to AGND1 pin or supercap
SCLK	2	I	I <sup>2</sup> C interface clock line	2-kΩ pullup resistor to OUT pin
SDAT	3	I/O	I <sup>2</sup> C interface data line	$2-k\Omega$ pullup resistor to OUT pin
SIM	5	0	General-purpose LDO output	$1-\mu F$ (minimum) capacitor to AGND1 pin
SM1	44	I	SM1 synchronous buck converter output voltage sense	LC filter: 10-µF capacitor to PGND1 pin
SM2	49	I	SM2 synchronous buck converter output voltage sense	LC filter: 10-µF capacitor to PGND2 pin
SM3	42	I	White LED driver output overvoltage detection	Connect 1- $\mu$ F capacitor to PGND3 pin. Connect SM3 pin to the positive side of white LED ladder.
SM3SW	40	I	Integrated white LED duty cycle switch input	Connect to negative side of external LED ladder
SYS_IN	31	I	System power bus low-voltage detection	External resistive divider sets minimum system operational voltage. TPS65820 enters sleep mode when voltage below minimum system voltage threshold is detected. 1-nF filter capacitor to AGND1 recommended.
TMR	13	I	Charge safety timer program input	External resistor from TMR pin to AGND1 pin sets the charge safety timer time-out value
TRSTPWON	20	I	System reset pulse duration setting	100-nF (minimum) capacitor to AGND1. External capacitor from TRSTPWON pin to AGND1 pin sets RESPWRON pulse width.
TS	12	I/O	Temperature sense input, current source output	Connect to battery pack thermistor to sense battery pack temperature
USB	6	I	USB charge input voltage, connect to USB port positive power output	1-μF (minimum) capacitor to AGND1 pin, to minimize overvoltage transients during USB power hot-plug events.
VIN_LDO35	29	-	Input to LDOs 3 to 5	1-μF (minimum) decoupling capacitor to AGND2
VIN_LDO02	35	-	Positive supply input for LDO0, LDO1, LDO2	1-µF (minimum) decoupling capacitor to AGND1
VIN_SM1	47	-	SM1 synchronous buck converter positive supply input	10-μF capacitor to PGND1 pin
VIN_SM2	50	-	SM2 synchronous buck converter positive supply input	10-μF capacitor to PGND2 pin
Exposed thermal pad	57	-	exposed thermal pad must be connected to	etween the exposed thermal pad and AGNDn pins of the IC. The o the same potential as the AGND1 pin on the printed circuit primary ground input for the IC. AGNDn pins must be connected



www.ti.com

## **APPLICATION DIAGRAM**








TEXAS INSTRUMENTS

SLVS663B-MAY 2006-REVISED APRIL 2008

#### www.ti.com

## **TYPICAL CHARACTERISTICS – POWER PATH MANAGEMENT**

Measured with Application Circuit shown in Figure 3, unless otherwise noted






www.ti.com

# **TYPICAL CHARACTERISTICS – LINEAR REGULATORS 0, 1, 2**

Measured with Application Circuit shown in Figure 3, unless otherwise noted




Copyright © 2006–2008, Texas Instruments Incorporated



#### www.ti.com

# **TYPICAL CHARACTERISTICS – LINEAR REGULATORS 3, 4, 5**

Measured with Application Circuit shown in Figure 3, unless otherwise noted





SLVS663B-MAY 2006-REVISED APRIL 2008

# **TYPICAL CHARACTERISTICS – SM1 AND SM2 BUCK CONVERTERS**

Measured with Application Circuit shown in Figure 3, unless otherwise noted






Figure 16.









TEXAS INSTRUMENTS

SLVS663B-MAY 2006-REVISED APRIL 2008

www.ti.com

## **TYPICAL CHARACTERISTICS – DRIVERS**

Measured with Application Circuit shown in Figure 3, unless otherwise noted




Figure 23.



## SERIAL INTERFACE

#### Overview

The TPS65820 is compatible with a host-controlled environment, with internal parameters and status information accessible via an I<sup>2</sup>C interface. An I<sup>2</sup>C communication port provides a simple way for an I<sup>2</sup>C compatible host to access system status information and reset fault modes, functioning as a SLAVE port enabling I<sup>2</sup>C compatible hosts to WRITE to or to READ from internal registers. The TPS65820 I<sup>2</sup>C port is a 2-wire bidirectional interface using SCL (clock) and SDA (data) pins; the SDA pin is open drain and requires an external pullup. The I<sup>2</sup>C is designed to operate at SCL frequencies up to 400 kHz. The standard 8 bit command is supported, the CMD part of the sequence is the 8 bit register address to READ from or to WRITE to.

#### Register Default Values

The internal TPS65820 registers are loaded during the initial power-up from an internal, non-volatile memory bank. The power-up default values are described in the sections detailing the registers functionality.

The register contents remain intact as long as OUT pin voltage remains above the internal UVLO threshold,  $V_{UVLO}$  When the OUT pin voltage falls below the VUVLO threshold all register bits are reset to the internal power up default.

## I<sup>2</sup>C Address

The I<sup>2</sup>C specification contains several global addresses, which the slaves on the bus are required to respond to. The TPS65820 only responds (ACK) to addresses: 0x90 and 0x91 and does not respond (NACK) to any other address.

BYTE		BIT						
	MSB	6	5	4	3	2	1	LSB
TPS65820 I <sup>2</sup> C WRITE ADDRESS	1	0	0	1	0	0	0	0
TPS65820 I <sup>2</sup> C READ ADDRESS	1	0	0	1	0	0	0	1
I/O DATA BUS	B7	B6	B5	B4	B3	B2	B1	B0

#### Table 1. TPS65820 I<sup>2</sup>C Read/Write Address

#### **Incremental Read**

The TPS65820 does not support incremental read operations. Each register must be accessed in a single read operation.

#### I<sup>2</sup>C Bus Release

The TPS65820 I<sup>2</sup>C engine does not create START or STOP states on the I<sup>2</sup>C bus during normal operation.

#### Sleep Mode Operation

When the sleep mode is set SDAT is held LO by the TPS65820. The overall system operation is not affected, as in sleep mode all TPS65820 integrated supplies are disabled and no power is available for any external devices connected to the TPS65820 SDAT pin. When sleep mode ends the SDAT pin is released before the TPS65820 integrated regulated supplies are enabled. See section on *System Sequencing and TPS65820 Operating Modes* for additional details on sleep mode operation.

#### I<sup>2</sup>C Bus Error Recovery

The I<sup>2</sup>C bus specification does not define a method to be used when recovering from a host side bus error. During a read operation the SDA pin can be left in a LO state if the host has not sent enough SCL pulses to complete a transaction (i.e., host side bus error). The TPS65820 clears any SDA LO condition if 10 SCL pulses are sent by the host, enabling recovery from host side bus error events.

## I<sup>2</sup>C Communication Protocol

The following conventions are used when describing the communication protocol:

# **TPS65820**

TEXAS INSTRUMENTS

www.ti.com

#### SLVS663B-MAY 2006-REVISED APRIL 2008

## Table 2. I<sup>2</sup>C Naming Conventions Used

CONDITION	CODE
START sent from host	S
STOP sent from host	Р
TPS65820 I <sup>2</sup> C slave address sent from host, bus direction set from host to TPS65820 (WRITE)	hA0
TPS65820 register address sent from TPS65820, bus direction is from TPS65820 to host (READ)	hA1
Non-valid I <sup>2</sup> C slave address sent from host	hA_N
Valid TPS65820 register address sent from host	HCMD
Non-valid TPS65820 register address sent from host	HCMD_N
I/O data byte (8 bits) sent from host to TPS65820	hDATA
I/O data byte (8 bits) sent from TPS65820 to host	bqDATA
Acknowledge (ACK) from host	hA
Not acknowledge (NACK) from host	hN
Acknowledge (ACK) from TPS65820	bqA
Not acknowledge (NACK) from TPS65820	bqN




Figure 24. I<sup>2</sup>C operation waveforms

For normal data transfers, SDA is allowed to change only when SCL is low, and one clock pulse is used per bit of data. The SDA line must remain stable whenever the SCL line is high, as SDA changes when SCL is high are reserved for indicating the start and stop conditions. Each data transfer is initiated with a start condition and terminated with a stop condition.

When addressed, the TPS65820 device generates an acknowledge bit after the reception of each byte by pulling the SDA line Low. The master device (microprocessor) must generate an extra clock pulse that is associated with the acknowledge bit. After the acknowledge/not acknowledge bit the TPS65820 leaves the data line high, enabling a STOP condition generation.

## I<sup>2</sup>C Read and Write Operations

The TPS65820 supports the standard I<sup>2</sup>C one-byte write. The basic I<sup>2</sup>C read protocol has the following steps:

- Host sends a start and sets TPS65820 I<sup>2</sup>C slave address in write mode
- TPS65820 ACKs that this is a valid I<sup>2</sup>C address and that the bus is configured for write
- Host sends TPS65820 register address
- TPS65820 ACKs that this is a valid register and stores the register address to be read
- Host sends a repeated start and TPS65820 I<sup>2</sup>C slave address, reconfiguring the bus for read
- TPS65820 ACKs that this is a valid address and that bus is reconfigured
- Bus is in read mode, TPS65820 starts sending data from selected register



www.ti.com

The I<sup>2</sup>C write protocol is similar to the read, without the need for a repeated start and bus being set in write mode. In a WRITE it is not necessary to end each 1 byte WRITE command with a STOP, a START has the same effect (repeated start).




Figure 25. I<sup>2</sup>C read and write operations

The host can complete a READ or a WRITE sequence with either a STOP or a START.

## Valid Write Sequences

The TPS65820 always ACKs its own address. If the CMD points to an allowable READ or WRITE address, the bq writes the address into its RAM address register and sends an ACK. If the CMD points to a non-allowed address, bq does NOT write the address into its RAM address register, and sends an NACK.

S	hA0	bqA		
S	hA0	bqA	hCMD	bqA
S	hA0	bqA	hCMD_N	bqN

#### **One-Byte Write**

The data is written to the addressed register when the bq ACK ending the one-byte write sequence is received. The host can cancel a WRITE by sending a STOP or START before the trailing edge of the bq ACK clock pulse.

S hA0 bqA hCMD bqA hDATA bqA



#### www.ti.com

#### Valid Read Sequences

The TPS65820 always ACKs its own address.

S hA1 bqA

Upon receiving hA1, TPS65820 starts at wherever the RAM address register is pointing. The START and the STOP both act as priority interrupts. If the host has been interrupted and is not sure where it left off it can send a STOP and reset the TPS65820 state machine to the WAIT state; once in WAIT state TPS65820 ignores all activity on the SCL and SDA lines until it receives a START. A repeated START and START in the I<sup>2</sup>C specification are both treated as a START.

S	hA0	bqA	hCMD	bqA	Р					
S	hA0	bqA	hCMD	bqA	S	hA1	bqA	bqDATA	hN	Р
S	hA1	bqA	bqDATA	hN	Р			·		

#### Non-Valid Sequences

Incremental read sequences

S hA1 bgA bgDATA hA bgDATA hA b	DATA hA bqDATA hA	bqDATA hA P
---------------------------------	-------------------	-------------

#### START and non-hA0 or non-hA1 Address

A START followed by an address which is not bqA0 or bqA1 is NACKED

S hA_N	bgN
--------	-----

#### Attempt to Specify Non-Allowed READ Address

Γ

If the CMD points to a non-allowed READ address (reserved registers), bq sends a NACK back to the host and it does not load the address in the RAM address register. Note that TPS65820 NACKS whether a stop is sent or not.

S	hA0	bqA	hCMD_N	bqN	Р
S	hA0	bqA	hCMD_N	bqN	

#### Attempt to Specify Non-Allowed WRITE Address

If the host attempts to WRITE to a READ-ONLY or non-accessible address TPS65820 ACKS the CMD containing the allowed READ address, loads the address into the address register and NACKS after the host sends the next data byte. After issuing the NACK TPS65820 returns to WAIT state. A subsequent hA1 READ could read this address.

S hA0 bqA hCMD bqA hDATA bN	S	hA0 bqA	S	hCMD	bqA	hDATA	bN
-----------------------------	---	---------	---	------	-----	-------	----



#### **TPS65820 INTERNAL REGISTER MAP**

hex	NAME	DESCRIPTION	ADDITIONAL DETAILS
0	RESERVED_01	RESERVED	FACTORY ONLY
1	RESERVED_02	RESERVED	FACTORY ONLY
2	PGOOD	Output voltage status for linear regulators and dc/dc buck converters	
3	INTMASK1	Interrupt request masking settings	
4	INTMASK2	Interrupt request masking settings	
5	INT_ACK1	Masked interrupt request register, latched	
6	INT_ACK2	Masked interrupt request register, latched	
7	PGOODFAULT_MASK	System reset masking settings	
8	SOFT_RESET	Generates a software reset	
9	CHG_CONFIG	Battery charger configuration	
А	CHG_STAT	Battery charger status	
В	EN_LDO	Linear regulator ON/OFF control	
С	LDO12	LDO1 and LDO2 output voltage setting	
D	LDO3	LDO3 output voltage settings	
Е	LDO4	LDO4 output voltage settings	
F	LDO5	LDO5 output voltage settings	
10	SM1_SET1	SM1 buck converter ON/OFF control and output voltage setting, normal mode	
11	SM1_SET2	SM1 buck converter configuration	
12	SM1_STANDBY	SM1 buck converter standby mode ON/OFF and standby output voltage setting	
13	SM2_SET1	SM2 buck converter ON/OFF control and output voltage setting, normal mode	
14	SM2_SET2	SM2 buck converter configuration	
15	SM2_STANDBY	SM2 buck converter standby mode ON/OFF and standby output voltage setting	
16	SM3_SET	SM3 white LED driver ON/OFF control and settings	
17	RGB_FLASH	Overall RGB driver timing settings	
18	RGB_RED	RGB driver: RED duty cycle and output current setting	
19	RGB_GREEN	RGB driver: GREEN duty cycle and output current setting	
1A	RGB_BLUE	RGB driver: BLUE duty cycle and output current setting	
1B	GPIO12	GPIO1 and GPIO2 configuration	
1C	GPIO3	GPIO2 and GPIO3 configuration, battery charge voltage selection	
1D	PWM	PWM output configuration	
1E	ADC_SET	ADC ON/OFF control, ADC configuration	
1F	ADC reading_hi	ADC data output	
20	ADC reading_lo	ADC data output	
21	DHILIM1	ADC maximum threshold setting	
22	DHILIM2	ADC maximum threshold setting	
23	DLOLIM1	ADC minimum threshold setting	
24	DLOLIM2	ADC minimum threshold setting	
25	ADC_DELAY	ADC configuration: conversion delay	
26	ADC_WAIT	ADC configuration: wait and repeat operation	
27	LED_PWM	LED_PWM configuration	
2E	RESERVED_03	RESERVED	FACTORY ONLY



#### www.ti.com


## FUNCTIONALITY REFERENCE GUIDE – HOST INTERFACE AND SYSTEM SEQUENCING

	INTERRUPT CONTROLLER, OPEN-DRAIN OUTPUT (INT)						
System Parameters Monitored by Interrupt Controller							
Supply Output Power Good Fault Detection <sup>(1)</sup>	System Status Modification	ADC status	Charger Status Transition	Input and Output Power Transition	default		
SM1, SM2, SM3, LDO1, LDO2, LDO3, LDO4, LDO5	SM2, Inermal fault or SM3, GPIO1, 2 LDO1, LDO2, external interrupt LDO3, LDO4, request LDO3, LDO4, Configured as connected to connect		Charge: Pre↔ Fast ↔Done DPPM:on ↔ off Charge suspend: on ↔ off Thermal foldback: on ↔ off	AC detected: yes ↔ no USB detected: yes ↔ no Input OVP: yes ↔ no System power: AC ↔ USB	All interrupt controller inputs set to non-masked		
Can be masked Individually via I <sup>2</sup> C. Blanked during initial power up			oup via a single I <sup>2</sup> C mask ster bit				

(1) For all supplies (except) for SM3 an output fault is detected if the output voltage is below 90% of the programmed regulation voltage. In the SM3 converter an output fault indicates that the output OVP threshold was reached.

	EVENTS TRIGGER	ING TPS65820 OPERATIN	IG MODE CHANGES	
EVENT	POWER GOOD FAULT DETECTION <sup>(1)</sup>	THERMAL FAULT	HARDWARE RESET	SOFTWARE RESET
How transition is triggered	Integrated regulator output voltage below target value: SM1, SM2, SM3, LDO1, LDO2, LDO3, LDO4, LDO5	Internal IC junction temperature	Using HOT_RST control pin	I <sup>2</sup> C register control bit
Operating mode change	Sets Sleep mode or starts a new power-up cycle when power good fault is detected (see state machine diagram).	Sets sleep mode when thermal fault is detected	Generates external host reset pulse at pin RESPWON when HOT_RST=LO.	Generates external host reset pulse at pin RESPWON when I <sup>2</sup> C control bit is set.
	Power good fault detection comparators are blanked during initial power-up.	Input and Battery power cycling required to exit sleep	Pulse duration set by external capacitor.	Pulse duration set by external capacitor.
Controls	Can be masked individually via I <sup>2</sup> C.	Fixed internal threshold	External input	Set via I <sup>2</sup> C

(1) For all supplies (except) for SM3 an output fault is detected if the output voltage is below 90% of the programmed regulation voltage. In the SM3 converter an output fault indicates that the output OVP threshold was reached.



### Figure 26. Required External Components, Recommended Values, External Connections



## INTERRUPT CONTROLLER AND SYSTEM SEQUENCING

#### Overview

The TPS65820 has two dedicated internal controllers that execute the host interface and system sequencing tasks: a sequencing controller and an interrupt controller.

The sequencing controller monitors internal and system parameters and defines the sequencing of the internal power supplies during power up and power down / power fault events, and executes specific internal power supply reset operations under external hardware control or host software commands.

The following parameters are monitored by the sequencing controller :

- System power bus voltage (at SYS\_IN pin), input supply voltage, battery pack voltage
- TPS65820 thermal fault status
- Integrated supply status

The interrupt controller monitors multiple system status parameters and signals to the host when one of the monitored parameters toggled, as a result of a system status change. The interrupt controller inputs include all the parameters monitored by the sequencing controller plus:

- Charger status
- Battery pack status
- ADC status

Internal I<sup>2</sup>C registers enable masking of all the monitored parameters. Using those registers the host can select which parameters trigger an interrupt or a power good fault. Power good faults trigger a change in the TPS65820 operating mode, as detailed in the next sections.

A simplified block diagram for the TPS65820 sections that interface to the external host is shown in Figure 27.





Figure 27. Simplified Block Diagram



## SYSTEM SEQUENCING AND TPS65820 OPERATING MODES

The TPS65820 has a state machine that controls the device power up and power down sequencing. The main operating modes are shown in the state diagram below:





**POWER-UP** – If the AC, USB and BAT pin voltages are below the internal UVLO threshold  $V_{UVLO}$  (2.5 V typ) all IC blocks are disabled and the TPS65820 is not operational, with all functions OFF. When an external power source or battery with voltage greater than the  $V_{UVLO}$  voltage threshold is applied to AC/USB or BAT pins the internal TPS65820 references are powered up, biasing internal circuits. When all the main internal supply rails are active the TPS65820 I<sup>2</sup>C registers are set to the power-up default values, shown in Table 3:

Copyright © 2006–2008, Texas Instruments Incorporated

SLVS663B-MAY 2006-REVISED APRIL 200	Q
3LV3003D-IMAT 2000-REVISED AFRIE 200	0

SUPPLY	POWER-UP DEFAULT	OTHER BLOCKS	POWER-UP DEFAULT
LDO0	OFF, 3.3 V	POWER PATH	INPUT TO SYSTEM
LDO1	2.85V, ON	PWM	OFF
LDO2	3.3 V, ON	PWM_LED	OFF
LDO3	1.25 V, ON	GPIO1	INPUT
LDO4	2.75 V, ON	GPIO2	INPUT
LD05	2.81 V, ON	GPIO3	INPUT
SIM	1.8 V, OFF	ADC	OFF
RTC_OUT	ON, 3.1 V	SM3 (WHITE LED)	OFF
LDO_PM	3.3 V, ON @ OUT POWERED	RGB DRIVER	OFF
SM1	ON, 1.24 V	INTERRUPT MASK	NONE MASKED
SM2	ON, 1.8 V	POWER GOOD MASK	ALL MASKED
CHARGER	ON		

 Table 3. Integrated Supply and Drivers Power-Up Defaults

After the internal I<sup>2</sup>C register power-up defaults are loaded the power path control logic is enabled, connecting the external power source to the OUT pin. A status flag (nRAMLOAD) is set to LO in the SOFT\_RESET register, indicating that the I<sup>2</sup>C registers were loaded with the power-up defaults, and the TPS65820 enters the HOTPLUG mode.

**HOTPLUG:** In the HOTPLUG state an independent timer, TDGL(HOTPLUG) is started. The hotplug deglitch timer, when active (not expired), prevents the TPS65820 from entering the SLEEP mode. This functionality avoids potential system lockup conditions caused by contact bouncing events, when the TPS65820 is initially powered by a battery pack insertion. After the hotplug deglitch timer is started the TPS65820 enters the ENABLE mode.

**ENABLE:** In the ENABLE mode the RESPWRON output is set to the LO level, the INT pin mode is set to high impedance and all the power good comparators that monitor the integrated supply outputs are disabled. The ENABLE mode is used by the TPS65820 to detect when the main system power rail (OUT pin) is powered and ready to be used on the internal supply power-up. The OUT pin voltage is sensed by an internal low system voltage comparator which holds the IC in the ENABLE mode until the system power bus voltage (OUT pin) has reached a minimum operating voltage, defined by the user. The internal comparator senses the system voltage at pin SYS\_IN, and the threshold for the minimum system operating voltage is calculated as follows:

$$V(OUT) = V_{(LOW_SYS)} \times \left(1 + \frac{R6}{R1}\right)$$
:

where R6 and R1 are external resistors,  $V_{(LOW_SYS)} = 1 V$  typical

(1)

The minimum system operating voltage should always be set above the internal UVLO threshold  $V_{UVLO}$ . In normal application conditions the minimum system operating voltage is usually set to a value that assures that the TPS65820 integrated regulators are not operating in the dropout region.

When the voltage at the SYS\_IN pin exceeds the internal threshold  $V_{(LOW_SYS)}$  the TPS65820 is ready to start the system power sequencing, and the SEQUENCING mode is entered.

**SEQUENCING** – The sequencing state starts immediately after the enable state. In this mode of operation the integrated supplies are turned ON, according to the sequencing steps loaded from the internal non-volatile memory during the power-up phase. The TPS65820 sequencing timing diagram shown in figure details the internal timing delays and supply sequencing. At the end of the sequencing state the user-programmable reset timer is started, and the TPS65820 enters the reset state.

The startup sequence for the TPS65820 device is controlled by an internal (not user-programmable) EEPROM configuration byte location that is set at the time of manufacturing. A limited number of variations are possible according to the configuration table below. The TPS65820 configuration is programmed as 0x02 (or bits 0000 0010). The corresponding startup sequence for the TPS65820 is illustrated in Table 4,Table 5, and Figure 29. For alternate startup sequences, a new configuration is required (contact TI factory).



# TPS65820

www.ti.com

#### SLVS663B-MAY 2006-REVISED APRIL 2008

# Table 4. Startup Sequence EEPROM Byte (Factory-Programmable Only)

Bit	B7	B6	B5	B4	B3	B2	B1	B0
		Choose 1 of 4 see Table 5.	initial delays;	Choose 1 of 8 secondary delays; see Table 5.				

## **Table 5. Startup Conditions**

			Startup Sequence		D	1	D2			
B7	B6	B5		B4	В3	Delay (ms)	B2	B1	В0	Delay (ms)
0	0	0	[LDO1, LDO4, LDO5] {D1} [SM1, LDO3] {D2} [SM2, LDO2]	0	0	0.24	0	0	0	4.8
0	0	1	[SM1, LDO3] {D1}[LDO1, LDO4, LDO5] {D2} [SM2, LDO2]	0	1	0.48	0	0	1	9.6
0	1	0	All together	1	0	0.96	0	1	0	12
0	1	1	[SM1] {D1} [SM2] {D2} LDOs	1	1	1.2	0	1	1	19.2
1	0	0	[SM2] {D1} [SM1] {D2} [LDOs]				1	0	0	26.4
1	0	1	[LDOS] {D1} [SM1] {D2} [SM2]				1	0	1	62.4
1	1	0	[LDOS] {D1} [SM2] {D2} [SM1]				1	1	0	79.2
1	1	1	Disabled				1	1	1	100.8

# TPS65820

36

Submit Documentation Feedback

SLVS663B-MAY 2006-REVISED APRIL 2008




Figure 29. TPS65820 Supply Sequencing Timing

**RESET** – When the reset state starts the **RESPWRON** output is LO. The user can program the reset timer value selecting the value of the external capacitor connected to pin TRSTPWON, as shown below:

 $T_{(RESET)} = K_{RESET} \times C_{TRSTPWON}$ ; where  $K_{RESET}$  is the reset timer constant (1 ms/nF typ)

The TPS65820 RESPWRON pin should be used to reset the external host. During the external host reset (RESPWRON = LO) the I<sup>2</sup>C SDA and SCL pins are not used to access TPS65820 internal registers. If a non-standard configuration is used to reset the system the SDA and SCL lines should not be used to communicate with the TPS65820 until RESPWRON = HI. The TPS65820 I<sup>2</sup>C engine is kept in reset as long as RESPWRON = LO, avoiding false detection of start/stop conditions when the SDA and SCL pullup resistors are initially powered.

The power good comparators are masked during the reset mode. The reset mode ends when the reset timer expires, and the TPS65820 goes into the power good check mode.







The RESPWRON signal set to a high level is the proper signal to use as an indicator that the device has transitioned out of the reset state. During the power-up sequence the RESPWRON pin is asserted LOW until the RESET TIMER expires. The RESET TIME ( $t_{reset} = 1$ ms/nF × CTRSTPWON) can be programmed via a capacitor between the TRSTPWON pin and ground.

When the RESPWRON signal is LO, all internal and external interrupts are ignored. As a result, the open-drain output that asserts the INT pin LO during a NORMAL MODE interrupt request is disabled. The INT pin is then asserted HI via a pullup resistor that is typically connected to VOUT. After the <u>RESPWRON</u> signal goes HI, the interrupt controller is given control of the INT pin. Finally, the rising edge of the <u>RESPWRON</u> pin should be used to indicate the PMIC has transitioned from the RESET STATE to the POWER GOOD CHECK STATE. At that point, the interrupt controller asserts an interrupt if necessary.

**POWER GOOD CHECK** – In the power good check mode the power good comparators are enabled, providing status on the integrated supplies output voltages. An output voltage is considered as out of regulation and generates a fault condition if the output voltage is below 90% of the target output voltage regulation value. If a power good fault is detected the SLEEP mode is set, if a power good fault is not detected the NORMAL mode is set.

The individual supply power good status can be masked via an I<sup>2</sup>C register PGOODFAULT\_MASK. Supplies that have their power-good fault status masked do not generate a power good fault. However, the status bit for the supply indicates that the output voltage is out of regulation.

The power good mask register bits default to masked upon power up.

**NORMAL MODE** – If a power good fault is not present at the end of the power good check mode the NORMAL mode starts. In this mode of operation the I<sup>2</sup>C registers define the TPS65820 operation, and the host has full control on operation modes, parameter settings, etc. The normal state operation ends if a thermal fault, system low voltage fault ( $V(SYS_IN) < V_{LOW_SYS}$ ) or power good fault is detected. A thermal fault or system low voltage fault sets the SLEEP mode operation, a power good fault sets the NO POWER operation mode. From the normal mode the converters SM1 and SM2 can be set in the STANDBY mode, with reduced output voltages. In NORMAL mode either an I<sup>2</sup>C register bit (SOFT\_RESET register bit SOFT\_RST) or a hardware input (HOT\_RESET pin set to LO) can trigger a transition to the RESET state, enabling implementation of a host reset function. In NORMAL mode an I<sup>2</sup>C register bit (SOFT\_RESET register bit SLEEP\_MODE) can trigger a transition to SLEEP mode.

**SLEEP MODE** – The SLEEP mode is set when a thermal fault or system low voltage fault is detected, under NORMAL operation mode set. This operation mode is also set when a power good fault is detected during the power good check state or via the I<sup>2</sup>C bit SLEEP\_MODE. In the SLEEP mode the RESPWRON output is set to LO, and the I<sup>2</sup>C registers keep the same contents as in the state preceding SLEEP mode, with the exception of the following control bits, which are reset to the default power-up values:

- 1. LDO1,2,3,4,5 and RTC\_OUT are enabled, SIM LDO is disabled: EN\_LDO register set to default values
- 2. LDO0 disabled, all GPIOs with no control function assigned: GPIO12, GPIO3 registers set to default values
- 3. White LED driver is set to OFF: SM3\_SET register has all bits set to LO
- 4. RGB drivers are set to OFF: RGB\_FLASH, RGB\_RED, RGB\_GREEN, RGB\_BLUE registers are set to default values
- 5. PWM, PWM\_LED drivers OFF: PWM, LED\_PWM registers are set to default values
- 6. ADC engine reset to power up default: ADC\_SET, ADC\_DELAY, ADC\_WAIT registers are set to default values

In SLEEP mode, the power path and main internal blocks are still active, but the internal integrated supply sequencing is disabled. As a result of that, during SLEEP mode ALL integrated supplies (ALL LDO's, ALL Buck Converters) are disabled, with exception of the RTC\_LDO. The RTC\_LDO is ON during sleep mode if the RTC\_EN bit (register EN\_LDO) is set to HI. The RTC\_LDO is OFF during sleep mode if the RTC\_EN bit (register EN\_LDO) is set to LO.

At the end of the SLEEP mode, the sequencer block uses the I<sup>2</sup>C control register values (which were reset to the default power-up values) to sequence the integrated power supplies. The SLEEP mode ends when one of the three following events happens:

1. *If SLEEP was set by thermal fault:* The SLEEP mode ends only when all external input supplies and battery pack are removed and a UVLO condition is detected by the TPS65820, setting the NO POWER mode.



- 2. If SLEEP was set by a system low voltage detection, or I<sup>2</sup>C bit SLEEP\_MODE, only with battery present: Input power must be connected, setting the TPS65820 in the ENABLE mode. If no input power is inserted, the battery discharges until the TPS65820 detects a UVLO condition and enters the NO POWER mode.
- 3. If sleep was set by a system low voltage detection, power good fault or SLEEP\_MODE, with battery and *input power present:* all external input supplies connected to AC and USB pins must be removed, and then at least one of them reconnected to the system. The input power cycling triggers a transition from SLEEP mode to the ENABLE mode.

**PROCESSOR STANDBY STATE** – This state is set using a  $I^2C$  register or a GPIO configured as SM1/SM2 standby control. In standby mode operation the SM1 and SM2 voltages are set to value distinct than the normal mode output voltage, and SM1/SM2 are set to PFM mode. The standby output voltage is defined in  $I^2C$  registers SM1\_STANDBY and SM2\_STANDBY.

## **TPS65820 OPERATING MODE CONTROLS**

**HARDWARE RESET:** A dedicated control pin, HOT\_RESET, enables implementation of a hardware reset function. The system reset pin RESPWRON is set to LO when HOT\_RESET = LO for a period longer than the internal deglitch (5 ms, typical). The RESET mode is started when the HOT\_RESET pin transitions from LO to HI, as shown in the state diagram.

**SOFTWARE RESET**: The external host can set the TPS65820 in RESET mode using the I<sup>2</sup>C register SOFT\_RESET, bit B0 (SOFT\_RST).

**SOFTWARE SLEEP:** The external host can set the TPS65820 in SLEEP mode using the I<sup>2</sup>C register SOFT\_RESET, bit B6 (SLEEP\_MODE).

A hardware or software reset does not affect the contents of the I<sup>2</sup>C registers.

## **SEQUENCING AND OPERATING MODES – I<sup>2</sup>C REGISTERS**

The I<sup>2</sup>C registers that control sequencing-related functions are shown below. The HEX address for each register is shown by the register name, together with the R or W functionality for the register bits. Shaded values indicate default initial power-up values.

SOFT_RESET	, ADDRESS=08, AL	L BITS R/W, BITS	6 B7/B6/B1/B0 AI	PPLY TO SEQUE	NCING.			
	B7	B6	B5	B4	B3	B2	B1	B0
Bit name	STBY MODE	SLEEP MODE	NOT USED	NOT USED	SM3_LF_OSc	NOT USED	nRAMLOAD	SOFT RST
Function	SET SM1 AND SM2 IN STANDBY MODE	SET TPS65820 IN SLEEP MODE	NOT USED	NOT USED	NOT RELATED TO SEQUENCING, SEE SM3	NOT USED	RAM RESET FLAG	SOFTWARE RESET CONTROL
When 0	NOT ACTIVE	NOT ACTIVE	NOT USED	NOT USED	Control Logic Overview SECTION	NOT USED	RAM DEFAULTS LOADED	NOT ACTIVE
When 1	When 1 SET SM1 AND SM2 IN STANDBY	SET SLEEP MODE (reset to LO internally)	NOT USED	NOT USED		NOT USED	RAM DEFAULTS NOT LOADED	SET RESET MODE (reset to LO internally)

Some host algorithms need to identify when the power-up defaults are loaded in the RAM, in order to start routines that initialize specific RAM registers. If that functionality is required the nRAMLOAD bit should be set to HI by the host when entering hte NORMAL operation mode. The nRAMLOAD bit is reset to LO by the TPS65820 when the power-up defaults are loaded in the I<sup>2</sup>C registers (V(OUT)<V<sub>UVLO</sub> OR PGOOD fault detected), enabling the host algorithm to detect that the RAM registers need to be initialized.

The integrated supplies status is available in a dedicated register, shown below. The host can select which integrated supply outputs trigger a power good fault condition using the PGOODFAULT\_MASK register.

When a non-masked power good status register bit toggles state, the sequence controller generates a transition in the TPS65820 state machine, indicated as a PGOOD FAULT in TPS65820 state diagram.



SLVS663B-MAY 2006-REVISED APRIL 2008

www.ti.com

The power-good status register and mask register are shown below:

SYSTEM STAT	SYSTEM STATUS MONITORED BY SEQUENCING CONTROLLER									
	B7	B6	В5	B4	B3	B2	B1	B0		
PGOOD, ADD	PGOOD, ADDRESS=02, ALL BITS READ ONLY - POWER UP DEFAULTS SHOW SYSTEM STATUS WHEN EXITING POWER DOWN									
Bit name PGOOD SM1 PGOOD SM2 PGOOD SM3 PGOOD LDO1 PGOOD LDO2 PGOOD LDO3 PGOOD LDO4 PGOO								PGOOD LDO5		
Function	SM1 OUTPUT STATUS	SM2 OUTPUT STATUS	SM3 OVP STATUS	LDO1 OUTPUT STATUS	LDO2 OUTPUT STATUS	LDO3 OUTPUT STATUS	LDO4 OUTPUT STATUS	LDO5 OUTPUT STATUS		
When 0	OK	OK	OK	OK	OK	OK	OK	OK		
When 1	FAULT	FAULT	FAULT	FAULT	FAULT	FAULT	FAULT	FAULT		
PGOODFAULT	L_MASK, ADDRESS	=07, ALL BITS F	z/W							
Bit name	MASK_PSM1	MASK_PSM2	MASK_PSM3	MASK_PLDO1	MASK_PLDO2	MASK_PLDO3	MASK_PLDO4	MASK_PLDO5		
Function	MASK PGOOD FAULT BY SM1	MASK PGOOD FAULT BY SM2	MASK PGOOD FAULT BY SM3	MASK PGOOD FAULT BY LDO1	MASK PGOOD FAULT BY LDO2	MASK PGOOD FAULT BY LDO3	MASK PGOOD FAULT BY LDO4	MASK PGOOD FAULT BY LDO5		
When 0	UNMASKED	UNMASKED	UNMASKED	UNMASKED	UNMASKED	UNMASKED	UNMASKED	UNMASKED		
When 1	MASKED	MASKED	MASKED	MASKED	MASKED	MASKED	MASKED	MASKED		

## INTERRUPT CONTROLLER

The TPS65820 has internal block and overall system status information stored in I<sup>2</sup>C status registers. The following subsystems and system parameters are monitored :

- External power supply status: AC or USB supply detected, AC or USB connected to system, AC/USB OVP
- Charger status: on/off/suspend, fast charge/precharge, termination detected, DPPM on, thermal loop ON
- · Battery pack status: temperature, discharge on/off
- TPS65820 Thermal shutdown
- ADC status: conversion status, input out of range, ANLG1 high impedance detection
- Integrated supplies status: output out of regulation (power good fault)

The GPIO1 and GPIO2 pins can be configured as inputs, generating an interrupt request to the host ( $\overline{INT}:HI\rightarrow LO$ ) at the GPIO rising or falling edge. The host can use internal the INT\_MASK I<sup>2</sup>C registers to define which of the monitored status variables trigger an interrupt. When a non-masked system status bit toggles state, the interrupt controller issues an interrupt, following the steps below:

- 1. system status bits that caused the interruption are set to HI in registers INT\_ACK1 and INT\_ACK2
- 2. An interrupt is sent to the host ( $\overline{INT}:HI \rightarrow LO$ )

Once an interrupt is sent to the host,  $\overline{INT}$  is kept in the LO state and the INT\_ACK registers contents are latched, holding the system status that generated the currently issued interrupt request. When an interrupt request is active ( $\overline{INT} = LO$ ) additional changes in non-masked status registers and control signals are ignored, and the INT\_ACK registers are not updated.

The host must write a 0 to the INT\_ACK register bit that generated the interrupt in order to set  $\overline{INT}$  = HI and enable new updates to the INT\_ACK registers. If the host stops in the middle of a WRITE or READ operation, the INT pin stays at the LO level. The TPS65820 has no reset timeout; it is assumed that the host does not leave  $\overline{INT}$  = LO and the status registers unread for a long time.

The non-masked I<sup>2</sup>C register bits and internal control signals generate a new interrupt only after INT is set to HI. The non-masked power good fault register bits generate a power good fault when any of the non-masked bits detects that the monitored output voltage is out of regulation, independently of the INT pin level.

#### SLVS663B-MAY 2006-REVISED APRIL 2008

# SYSTEM STATUS — I<sup>2</sup>C REGISTERS

The I<sup>2</sup>C registers that have system status data are shown below. The HEX address for each register is shown by the register name, together with the R or W functionality for the register bits. Those registers are valid, after an initial power up, when the TPS65820 enters the normal operation mode.

SYSTEM ST	SYSTEM STATUS MONITORED BY INTERRUPT CONTROLLER									
	B7	B6	B5	B4	B3	B2	B1	B0		
PGOOD, AD	PGOOD, ADDRESS=02, ALL BITS READ ONLY - POWER UP DEFAULTS SHOW SYSTEM STATUS WHEN EXITING POWER DOWN									
Bit name	PGOOD SM1	PGOOD SM2	PGOOD SM3	PGOOD LDO1	PGOOD LDO2	PGOOD LDO3	PGOOD LDO4	PGOOD LDO5		
Function	SM1 OUTPUT STATUS	SM2 OUTPUT STATUS	SM3 OVP STATUS	LDO1 OUTPUT STATUS	LDO2 OUTPUT STATUS	LDO3 OUTPUT STATUS	LDO4 OUTPUT STATUS	LDO5 OUTPUT STATUS		
When 0	ОК	ОК	OK	OK	ОК	ОК	OK	ОК		
When 1	FAULT	FAULT	FAULT	FAULT	FAULT	FAULT	FAULT	FAULT		
ADC STATU	S									
INTERNAL S	DC_READING_HI, B TATUS BITS (NO I <sup>2</sup> C al details in the Analog	REGISTER BIT A	VAILABLE: INPU	T OUT OF RANG	E (HI OR LO), AN	LG1 PIN IMPEDA	NCE TO AGND2 I	EXCEEDS 1 mΩ.		

OTHER SYSTEM STATUS: THERMAL FAULT DETECTED



# INTERRUPT CONTROLLER – I<sup>2</sup>C REGISTERS

The I<sup>2</sup>C registers that control an interrupt generation (INT: HI $\rightarrow$ LO) are shown below. The HEX address for each register is shown by the register name, together with the R or W functionality for the register bits. Shaded values indicate default initial power-up values.

INTERRUPT A	ND POWER GOOD	FAULT MANAG	EMENT REGISTE	RS				
	B7	B6	B5	B4	B3	B2	B1	B0
INTMASK1, AI	DDRESS=03, ALL I	BITS R/W						
Bit name	MASK_ISM1	MASK_ISM2	MASK_ISM3	MASK_ILDO1	MASK_ILDO2	MASK_ILDO3	MASK_ILDO4	MASK_ILDO5
Function	MASK INT by SM1 PGOOD FAULT	MASK INT by SM2 PGOOD FAULT	MASK INT by SM3 PGOOD FAULT	MASK INT by LDO1 PGOOD FAULT	MASK INT by LDO2 PGOOD FAULT	Mask INT by LDO3 PGOOD FAULT	MASK INT by LDO4 PGOOD FAULT	MASK INT by LDO5 PGOOD FAULT
When 0	UNMASKED	UNMASKED	UNMASKED	UNMASKED	UNMASKED	UNMASKED	UNMASKED	UNMASKED
When 1	MASKED	MASKED	MASKED	MASKED	MASKED	MASKED	MASKED	MASKED
INTMASK2, AI	DDRESS=04, ALL I	BITS R/W						
Bit name	MASK_IADC	MASK_IANLG1	MASK_IGPIO2	MASK_IGPIO1	MASK_ITHSHU T	MASK_ICHGS T	MASK_IADC_H	MASK_IADC_L O
Function	MASKS INT BY ADC END OF CONVERSION	MASKS INT BY ANLG1 HIGH IMPEDANCE	MASKS INT BY GPIO2 EDGE TRANSITION	MASKS INT BY GPIO1 EDGE TRANSITION	MASKS INT BY THERMAL FAULT	MASK INT BY CHG_STAT REGISTER BITS	MASK INT BY ADC INPUT ABOVE HI LIMIT	MASK INT BY ADC INPUT BELOW LO LIMIT
When 0	UNMASKED	UNMASKED	UNMASKED	UNMASKED	UNMASKED	UNMASKED	UNMASKED	UNMASKED
When 1	MASKED	MASKED	MASKED	MASKED	MASKED	MASKED	MASKED	MASKED
INT_ACK1, AD	DRESS=05, ALL E	BITS R/W	L	1		L	1	L
Bit name	ACK_SM1	ACK_SM2	ACK_SM3	ACK_LDO1	ACK_LDO2	ACK_LDO3	ACK_LDO4	ACK_LDO5
Function	SM1 INT REQUEST	SM2 INT REQUEST	SM3 INT REQUEST	LDO1 INT REQUEST	LDO2 INT REQUEST	LDO3 INT REQUEST	LDO4 INT REQUEST	LDO5 INT REQUEST
When 0	CLEAR FLAG	CLEAR FLAG	CLEAR FLAG	CLEAR FLAG	CLEAR FLAG	CLEAR FLAG	CLEAR FLAG	CLEAR FLAG
When 1	SM1 PGOOD FAULT GENERATED INT	SM2 PGOOD FAULT GENERATED INT	SM3 OVP FAULT GENERATED INT	LDO1 PGOOD FAULT GENERATED INT	LDO2 PGOOD FAULT GENERATED INT	LDO3 PGOOD FAULT GENERATED INT	LDO4 PGOOD FAULT GENERATED INT	LDO5 PGOOD FAULT GENERATED INT
INT_ACK2, AD	DRESS=06, ALL E	SITS READ ONLY	1	1	a	1	1	1
Bit name	ACK_ADC	ACK_ANLG1	ACK_GPIO2	ACK_GPIO1	ACK_THSHUT	ACK_CHGSTA T	ACK_ADC_HI	ACK_ADC_LO
Function	ADC INT REQUEST 1	ANLG1 COMPARATO R INT REQUEST	GPIO2 INT REQUEST	GPIO1 INT REQUEST	THERMAL FAULT INT REQUEST	CHARGER INT REQUEST	ADC INT REQUEST 2	ADC INT REQUEST 3
When 0	CLEAR FLAG	CLEAR FLAG	CLEAR FLAG	CLEAR FLAG	CLEAR FLAG	CLEAR FLAG	CLEAR FLAG	CLEAR FLAG
When 1	ADC DONE GENERATED INT REQUEST	ANLG1 HIGH IMPEDANCE DETECTION GENERATED INT REQUEST	GPIO2 EDGE GENERATED INT REQUEST	GPIO1 EDGE GENERATED INT REQUEST	THERMAL FAULT GENERATED INT REQUEST	CHARGER STATUS CHANGE GENERATED INT REQUEST	ADC INPUT ABOVE HI LIMIT GENERATED INT REQUEST	ADC INPUT BELOW LO LIMIT GENERATED INT REQUEST
PGOODFAUL	T_MASK, ADDRES	S=07, ALL BITS F	R/W					
Bit name	PGOOD SM1	PGOOD SM2	PGOOD SM3	PGOOD LDO1	PGOOD LDO2	PGOOD LDO3	PGOOD LDO4	PGOOD LDO5
Function	MASK PGOOD FAULT BY SM1	MASK PGOOD FAULT BY SM2	MASK PGOOD FAULT BY SM3	MASK PGOOD FAULT BY LDO1	MASK PGOOD FAULT BY LDO2	MASK PGOOD FAULT BY LDO3	MASK PGOOD FAULT BY LDO4	MASK PGOOD FAULT BY LDO5
When 0	UNMASKED	UNMASKED	UNMASKED	UNMASKED	UNMASKED	UNMASKED	UNMASKED	UNMASKED
When 1	MASKED	MASKED	MASKED	MASKED	MASKED	MASKED	MASKED	MASKED



SLVS663B-MAY 2006-REVISED APRIL 2008


www.ti.com

# FUNCTIONALITY GUIDE — SYSTEM POWER AND CHARGE MANAGEMENT

	CHARGE MANAGEMENT										
Fast (	Charge <sup>(1)</sup>	Precharge	5		Charge	Precharge	SafetyTimer	Power Up			
Charge Current Value	Charge Current Scaling	Current	Current	Current Scaling	Voltage	Voltage	Timeout	Default			
I <sub>O(BAT)</sub> , Programmable, 1.5A max	25%, 50%, 75%, 100% of I <sub>O(BAT)</sub>	10% of I <sub>O(BAT)</sub>	I(TERM), 10% of I <sub>O(BAT)</sub>	25%, 50%, 75%, 100% of I <sub>(TERM)</sub> value	4.2 V or 4.36 V	3 V	Programmable	Charger ON			
Set via external resistor	Set via I <sup>2</sup> C	Fixed ratio	Fixed ratio	Set via I <sup>2</sup> C	Set via I <sup>2</sup> C	Fixed	Set via external resistor				

(1) The input current limit (see system power management below) regulates the input current, effectively limiting the charge current if the input current limit is lower than the fast charge current value programmed.

	POWER PATH MANAGEMENT									
INPUT C	URRENT LIMIT	INPUT CONNECTED TO OUT P	N	POWER UP DEFAULT						
AC PIN	USB PIN	INPUT POWER TO SYSTEM	BATTERY TO SYSTEM							
2.5 A typ	100 mA max or 500 mA max or 2.5 A typ	<ul> <li>#1 – AC</li> <li>#2 – USB</li> <li>#3 – Battery (when AC pin power and USB pin power are not detected )</li> </ul>	Battery connected to system, independently of battery voltage	Input power to system, USB mode selected, 100 mA max						
Internal fixed current limit	Set via l <sup>2</sup> C	Automatic internal algorithm	Set via I <sup>2</sup> C, overrides internal algorithm							




#### Figure 30. Required External Components, Recommended Values, External Connections


## POWER PATH AND CHARGE MANAGEMENT

#### Overview

The TPS65820 has an integrated charger with power path integrated MOSFETs. This topology, shown in the simplified block diagram below, enables using an external input power to run the system and charge the battery simultaneously. The power path has dual inputs that can be used to select either an external AC\_DC adapter (AC pin) or an USB port power (USB pin) to power the end equipment main power rail (OUT pin, also referred to as the system power bus) and charge the battery pack (connected to BAT pin).

OUT





OUTSHORT

OUTSHORT

500Ω

AC SWITCH

ົດ



I(AC)

I(AC) / KINTAG

AC

www.ti.com



The TPS65820 regulates the voltage at the OUT pin to 4.6 V, when one of the external supplies connected to pins AC or USB is powering the OUT pin. The selected input (AC or USB pin) current is limited to a value defined by I<sup>2</sup>C register settings. The input current limit function assures compatibility with USB standard requirements, and also implements a protection function by limiting the maximum current supplied by an external AC\_DC adapter or USB port power terminal.

The AC power MOSFET and USB power MOSFET operating modes are set by integrated control loops. Each of the power MOSFETs is controlled by two loops: one system voltage regulation loop and one input current limiting loop. The integrated loops modulate the AC or USB power MOSFETs drain to source resistance to regulate either the OUT pin voltage or to limit the input current. If no input power is present (AC and USB input power not detected) the AC and USB power MOSFETs are turned OFF, and the battery MOSFET is turned ON, connecting the BAT pin to the OUT pin.

The battery switch is turned ON when the AC or USB input power is detected and the charger function is enabled, charging the battery pack. During charge the battery MOSFET switch operation mode is defined by the charger control loops. The battery MOSFET switch drain-to-source resistance is modulated by the charge current loop and charge voltage loop in order to implement the battery charging algorithm. In addition ot that multiple safety functions are activated (thermal shutdown, safety timers, short-circuit recovery), and additional functions (thermal loop and DPPM loop) optimize the charging process.

## POWER PATH MANAGEMENT FUNCTION

#### **Detecting the System Status**

The power path and charge management block operate independently of the other TPS65820 circuits. Internal circuits check battery parameters (pack temperature, battery voltage, charge current) and system parameters (AC and USB voltage, battery voltage detection), setting the power path MOSFETs operating modes automatically. The TPS65820 has integrated comparators that monitor the battery voltage, AC pin voltage, USB pin voltage and the OUT pin voltage. The data generated by those comparators is used by the power path control logic to define which of the integrated power path switches is active. A simplified block diagram for the system status detection is shown below.




Figure 32. TPS65820 Systems Status Detection, Charger and Power Path Section



Table 6 lists the system power detection conditions.  $V_{IN(DT)}$ ,  $V_{OUTSH}$ ,  $V_{BATSH}$ ,  $V_{OVP}$  are TPS65820 internal references, refer to the electrical characteristics for additional details.

AC input voltage detected	$V_{(AC)} - V_{(BAT)} > V_{IN(DT)}$
USB input voltage detected	$V_{(USB)} - V_{(BAT)} > V_{IN(DT)}$
AC overvoltage detected	$V_{(AC)} > V_{OVP}$
USB overvoltage detected	$V_{(USB)} > V_{OVP}$
AC PIN TO OUT pin OR USB TO OUT PIN short detected	V <sub>(OUT)</sub> < V <sub>INOUTSH</sub>
BAT pin to OUT pin short detected	$V_{(BAT)} - V_{(OUT)} > V_{BATOUTSH}$
Battery supplement mode need detected	$V_{(BAT)} - V_{(OUT)} > V_{SUP}$
Blank BAT to OUT short-circuit detection	V <sub>(DPPM)</sub> < 1V

Table 6. System	Status Detection	. Charger and Po	wer Path Section
rubio or ogotoin	oluluo Boloolion	, ona gor ana i o	

#### Power Path Logic: Priority Algorithm

The system power bus supply is automatically selected by the power path control logic, following an internal algorithm. The power path function detects an external input power connection when the input voltage exceeds the battery pack voltage. It also detects a supplement mode need (battery switch must be turned ON) when the system voltage (OUT pin) is below the battery voltage. A connected and non-selected external supply or the battery is automatically switched to the system bus, following the priority algorithm, when the external supply currently selected is disconnected from the system.

The input power priority is hard-wired internally, with the AC input having the higher priority, followed by the USB input (2<sup>nd</sup>) and the battery pack (3<sup>rd</sup>). Using the I<sup>2</sup>C CHG\_CONFIG register control bit CE the user can override the power path algorithm, connecting the battery to the system power bus. Care must be taken when using the battery to system connection option, as the system power bus **is not** connected back to the AC or USB inputs (even if those are detected) when the battery is removed. Table 7 describes the priority algorithm.

CE BIT	EXTERNAL SUPPLY DETECTED			SW			
(I <sup>2</sup> C CHG_CONFIG Register)	AC	USB	AC	USB	Battery	SOURCE	
	YES	NO	ON	OFF		AC	
	NO	YES	OFF	ON	ON if supplement mode is	USB	
HI	YES	YES	ON	OFF	required, OFF otherwise	AC	
	NO	NO	OFF	OFF		BATTERY	
LO	XX	XX	OFF	OFF	ON	BATTERY	

#### Table 7. Power Path Control Logic Priority Algorithm

The power path status is stored in register CHG STAT.

#### Input Current Limit

The USB input current is limited to the maximum value programmed by the host, using the I<sup>2</sup>C interface. If the system current requirements exceed the input current limit, the output voltage collapses, the charge current is reduced, and finally, the supplement mode is set. The input current limit value is set with the I<sup>2</sup>C charge control register bits PSEL and ISET2, and it is applied to the USB input ONLY. The AC input current limit is fixed to the internal short-circuit limit value.

PSEL (I <sup>2</sup> C)	ISET2 (I <sup>2</sup> C)	INPUT CUR	
PSEL (FC)	13E12 (I-C)	USB	AC
LO	LO	100 mA	2.75 A
LO	Н	500 mA	2.75 A
Н	LO	2.75 A	2.75 A
HI	Н	2.75 A	

#### Table 8. Charge Current Scaling via I<sup>2</sup>C



#### System Voltage Regulation

The system voltage is regulated to a fixed voltage when one of the input power supplies is connected to the system. The system voltage regulation is implemented by a control loop that modulates the selected switch Rds(on).

The typical system regulation voltage is 4.6 V.

#### Input Overvoltage Detection

The AC and USB input voltages are monitored by voltage comparators that identify an overvoltage condition. If an overvoltage condition is detected a status register bit is set, indicating a potential fault condition.

When an overvoltage condition is detected the AC or USB switches state is not modified. If any of those switches was ON, it is kept in the ON state. During overvoltage conditions the system voltage is still regulated, and no major safety issues are observed when not modifying the input switch state.

If the input overvoltage condition results in excessive power dissipation, the thermal shutdown circuit is activated, the AC and USB switches are turned OFF and the BAT switch is turned ON.

#### **Output Short-Circuit Detection**

If the OUT pin voltage falls below an internal threshold  $V_{INOUTSH}$  the AC and USB switches are turned off and internal pullup resistors are connected from AC pin to OUT pin and USB pin to OUT pin. When the short circuit is removed those resistors enable the OUT pin voltage to rise above the  $V_{INOUTSH}$  threshold, returning the system to normal operation.

#### **Battery Short-Circuit Detection**

If the OUT pin voltage falls below the BAT pin voltage by more than an internal threshold  $V_{BATOUTSH}$  the battery switch is turned off and internal pullup resistor is connected between the OUT pin and the BAT pin. This resistor enables detection of the short removal, returning the system to normal operation.

#### **Boot-Up Algorithm**

During the initial TPS65820 power-up the contents of the ISET2, CE and SUSPEND bits on the control register are ignored for a time period  $t_{BOOT}$ . During that time the charger is enabled, and the selected input current limit is set internally to 100 mA max. At the end of  $t_{BOOT}$  period the control register settings are implemented.

#### **No-Battery Detection Circuit**

The ANLG1 pin may be used to detect the connection of an external resistor that is embedded in a battery pack and is used as a pack ID function. The ANLG1 pin has an internal current source connected between OUT and ANLG1, which is automatically enabled when the TPS65820 is not in SLEEP mode. The current levels for ANLG1 pin can be programmed via I<sup>2</sup>C register ADC\_WAIT, bits BATID\_n, as shown below:




Figure 33. Battery Removal Detection, ANLG1 Pin



An internal comparator with a fixed deglitch time, t  $_{DGL(NOBAT)}$  monitors the ANLG1 pin voltage, if V(ANLG1) > V(OUT) - V<sub>NOBATID</sub> a battery removed condition is detected and an internal discharge switch is activated, connecting an internal resistor from BAT pin to AGND1. Note that ANLG1 can also be used as an analog input for the ADC converter, in this case the voltage at pin ANLG1 must never exceed the V(OUT) - V<sub>NOBATID</sub> threshold to avoid undesired battery discharge.

#### Using the Input Power to Run the System and Charge the Battery Pack

The external supply connected to AC or USB pins must be capable of supplying the system power and the charger current. If the external supply power is not sufficient to run the system and charge the battery pack the TPS65820 executes a two-stage algorithm that prevents a low voltage condition at the system power bus:

- 1. The charge current is reduced, until the total (charger + system current) is at a level that can be supplied by the external input supply. This function is implemented by a dedicated charger control loop (see DPPM section in charger functional description for additional details).
- 2. The battery switch is turned ON if the charge current is reduced to zero and the input current is not enough to run the system. In this mode of operation both the battery and the external input power supply the system power ( supplement operation mode).

The supplement operation mode is automatically set by the TPS65820 when the input power is switched to the OUT pin, and the OUT pin voltage falls below the battery voltage.

### BATTERY CHARGE MANAGEMENT FUNCTION

#### **Operating Modes**

The TPS65820 supports charging of single-cell Li-Ion or Li-Pol battery packs. The charge process is executed in three phases: precharge (or preconditioning), constant current and constant voltage.

The charge parameters are selectable via  $I^2C$  interface and using external components. The charge process starts when external input power is connected to the system, the charger is enabled by the  $I^2C$  register CHG\_CONFIG bits CE=HI and CHGON=HI, and the battery voltage is below the recharge threshold, V(BAT) < V<sub>(RCH)</sub>. When the charge cycle starts a safety timer is activated. The safety timer timeout value is set by an external resistor connected to TMR pin.

When the charger is enabled two control loops modulate the battery switch drain to source impedance to limit the BAT pin current to the programmed charge current value (charge current loop) or to regulate the BAT pin voltage to the programmed charge voltage voltage loop). If V(BAT) < 3 V (typ) the BAT pin current is internally set to 10% of the programmed charge current value. A typical charge profile is shown below, for an operation condition that does not cause the IC junction temperature to exceed 125°C (typ).



SLVS663B-MAY 2006-REVISED APRIL 2008




Figure 34. Typical Charge Cycle, Thermal Loop not Active

If the operating conditions cause the IC junction temperature to exceed 125°C the charge cycle is modified, with the activation of the integrated thermal control loop. The thermal control loop is activated when an internal voltage reference, which is inversely proportional to the IC junction temperature, is lower than a fixed, temperature-stable internal voltage. The thermal loop overrides the other charger control loops and reduces the charge current until the IC junction temperature returns to 125°C, effectively regulating the IC junction temperature.





Figure 35. Voltage and Thermal Regulation Loops



#### SLVS663B-MAY 2006-REVISED APRIL 2008






Figure 36. Typical Charge Cycle, Thermal Loop Active

#### **Battery Preconditioning**

The TPS65820 applies a precharge current  $I_{o(PRECHG)}$  to the battery if the battery voltage is below the  $V_{(LOWV)}$  threshold, preconditioning deeply discharged cells. The charge current loop regulates the ISET1 pin voltage to an internal reference value,  $V_{PRECHG}$ . The resistor connected between the ISET1 and AGND pins,  $R_{SET}$ , determines the precharge rate.

The precharge rate programmed by R<sub>SET</sub> is always applied to a deeply discharged battery pack, independently of the input power selection (AC or USB). The precharge current can be calculated as follows:

$$V_{O(PRECHG)} = \frac{V_{PRECHG} \times K_{SET}}{R_{SET}}$$
(2)

where:

 $K_{SET}$  is the charge current scaling factor and  $V_{PRECHG}$  is the precharge set voltage.

### **CONSTANT-CURRENT CHARGING**

The constant charge current mode (fast charge) is set when the battery voltage is higher than the precharge voltage threshold. The charge current loop regulates the ISET1 pin voltage to an internal reference value,  $V_{SET}$ . The fast charge current regulation point is defined by the external resistor connected to the ISET1 pin,  $R_{SET}$ , as shown in the following:

$$I_{O(BAT)} = \frac{V_{SET} \times K_{SET}}{R_{SET}}$$
(3)

where:

 $V_{SET}$  (2.5 V typ) is the voltage at ISET1 pin during charge current regulation and  $K_{SET}$  = Charge Current Scaling Factor.

The reference voltage V<sub>SET</sub> can be reduced via I<sup>2</sup>C register CHG\_CONFIG bits ISET1\_1 and ISET1\_0. V<sub>SET</sub> can be selected as a percentage (75%, 50% or 25%) of the original 2.5 V typ, non-attenuated V<sub>SET</sub> value, effectively scaling down the charge current.

Copyright © 2006–2008, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

SLVS663B-MAY 2006-REVISED APRIL 2008

The ISET1 resistor always sets the maximum charge current, if the AC input is selected. When the USB input is selected, the maximum charge current is defined by the USB input current limit and the programmed charge current. If the USB input current limit is lower than the  $I_{O(OUT)}$  value, the battery switch is set in the dropout region and the charge current is defined by the input current limit value and system load, as shown in the following curves:




Figure 37. Input Current Limit Impact on Effective Charge Current

### CHARGE TERMINATION AND RECHARGE

The TPS65820 monitors the charging current during the voltage regulation phase. Charge is terminated when the charge current is lower than an internal threshold, set to 10% (typ) of the fast charge current rate. The termination point applies to both AC and USB charging, and it can be calculated as follows:

$$I_{\text{TERM}} = \frac{V_{\text{TERM}} \times K_{\text{SET}}}{R_{\text{SET}}}$$
(4)

where

 $V_{\mathsf{TERM}}$  is the termination detection voltage reference.

The voltage at ISET1 pin is monitored to detect termination, and termination is detected when V(SET1) <  $V_{TERM}$  (0.25 V typ). The voltage reference  $V_{TERM}$  is internally set to 10% of the  $V_{SET}$  reference voltage, and it is modified if the reference voltage  $V_{SET}$  is scaled via I<sup>2</sup>C register CHG\_CONFIG bits ISET1\_1 and ISET1\_0.  $V_{TERM}$  is reduced by the same percentage used to scale down  $V_{SET}$ .

The table below shows charge current and termination thresholds for a 1-A charge current set  $(1-k\Omega)$  resistor connected to ISET1 pin), with the selected input current limit set to a value higher than the programmed charge current. The termination current is scaled for all charge current modes (AC or USB), as it is always set by the ISET1 pin external resistor value.

Table 9. Charge Current and Termination	n Threshold Selection Example
---	-------------------------------

Charge Control Register Bits		Charge Current, (% of typical value	Vset	Vterm	Charge	Termination	
ISET1_1	ISET1_0	programmed by ISET1 resistor)	(V)	(mV)	Current (A)	Current (mA)	
0	0	25%	0.6	60	0.24	20	
0	1	50%	1.25	115	0.5	40	
1	0	75%	1.9	160	0.78	60	
1	1	100%	2.5	250	1	100	



Once termination is detected, a new charge cycle starts if the voltage on the BAT pin falls below the  $V_{(RCH)}$  threshold. A new charge start is also triggered if the charger is enabled/disabled/enabled via I<sup>2</sup>C (CHG\_CONFIG register bits CE or CHGON), or if both AC and USB input power are removed and then at least one of them is re-inserted.

The termination is disabled when the thermal loop OR DPPM loop are active, and during supplement mode. The charge termination is also disabled when the I<sup>2</sup>C control bit TERM\_OFF is set to HI, in the CHG\_CONFIG register. A new charge cycle is started if the control bit TERM\_OFF is set to HI after termination was detected.

### BATTERY VOLTAGE REGULATION, CHARGE VOLTAGE

The voltage regulation feedback is Implemented by sensing the BAT pin voltage, which is connected to the positive side of the battery pack. The TPS65820 monitors the battery-pack voltage between the BAT and AGND1 pins, when the battery voltage rises to the  $V_{O(REG)}$  threshold the voltage regulation phase begins and the charging current tapers down.

The charging voltage can be selected as 4.2 V or 4.365 V (typ). The default power-up voltage is 4.2 V. As a safety measure the 4.365 V charge voltage is programmed only if two distinct bits are set via  $I^2C$ : VCHG=HI in the CHG\_CONFIG, and CHG\_VLTG=LO in the GPIO3 register.

#### TEMPERATURE QUALIFICATION

The TPS65820 continuously monitors battery temperature by measuring the voltage between the TS and AGND1 pins. An internal current source provides the bias for a negative-temperature coefficient thermistor (NTC), and the TS pin voltage is compared to the window set by internal thresholds  $V_{LTF}$  and  $V_{HTF}$  to determine if charging is allowed. A voltage outside the  $V_{LTF}$  to  $V_{HTF}$  window is considered a temperature fault, and charge is suspended. Charge resumes when the temperature returns to the valid window range.

With a 50-k $\Omega$  (at 25°C) thermistor, the valid temperature window is set between 0°C to 45°C. The temperature window can be enlarged by adding external resistors to the TS pin application circuit.

For the TPS65820 device, the charger output is disabled whenever the TS pin is not in the valid range, whether or not the presence of a battery is detected.

#### DYNAMIC POWER PATH MANAGEMENT

Under normal operating conditions, the OUT pin voltage is regulated when the AC or USB pin is powering the OUT pin and the battery pack is being charged. If the total (system + charge current) exceeds the available input current, the system voltage drops below the regulation value.

The dynamic power path management function monitors the system output voltage. A condition where the external input supply rating has been exceeded or the input current limit has been reached is detected when the OUT pin voltage drops below an user-defined threshold, V<sub>DPPM</sub>:

 $V_{DPPM} = R_{DPPM} \times K_{DPPM} \times I_{DPPM}$ 

where:

 $R_{DPPM}$  = external resistor connected to DPPM pin

 $K_{\text{DPPM}} = \text{DPPM}$  scaling factor

 $I_{DPPM} = DPPM$  pin internal current source

To correct this situation the DPPM loop reduces the charge current, regulating the OUT pin voltage to the user-defined  $V_{DPPM}$  threshold. The DPPM loop effectively identifies the maximum current that can be delivered by the selected input and dynamically adjusts the charge current to specify that the end equipment is always powered. In order to minimize OUT voltage ripple during DPPM operation, the  $V_{DPPM}$  threshold should be set just below the system regulation voltage.

If the charge current is reduced to zero by the DPPM and the input current is still lower than the OUT pin load, the output voltage falls below the DPPM threshold, decreasing until the battery supplement mode is set  $[V_{(OUT)} = V_{(BAT)} - V_{SUP(DT)}]$ .

(5)

Copyright © 2006–2008, Texas Instruments Incorporated

#### SLVS663B-MAY 2006-REVISED APRIL 2008



### CHARGER OFF MODE

The TPS65820 charger circuitry enters the low-power OFF mode if both AC and USB power are not detected. This feature prevents draining the battery during the absence of input supply.

#### PRECHARGE SAFETY TIMER

The TPS65820 activates an internal safety timer during the battery pre-conditioning phase. The precharge safety timer time-out value is set by the external resistor connected to TMR pin, RTMR, and the timeout constants  $K_{PRE}$  and  $K_{TMR}$ :

 $t_{\mathsf{PRECHG}} = K_{\mathsf{PRE}} \times R_{\mathsf{TMR}} \times K_{\mathsf{TMR}}$ 

The K<sub>PRE</sub> constant typical value is 0.1, setting the precharge timer value to 10% of the charge safety timer value.

When the charger is in suspend mode, set via  $I^2C$  register CHG\_CONFIG bit CHGON or set by a pack temperature fault, the precharge safety timer is put on hold (i.e., charge safety timer is not reset). Normal operation resumes when the charger exits the suspend mode. If V(BAT) does not reach the internal voltage threshold V<sub>PRECHG</sub> within the precharge timer period a fault condition is detected and the charger is turned off.

If the TMR pin is left floating and internal resistor, 50 k $\Omega$  typ, is used to generate the timebase used to set the precharge timeout value. The typical precharge timeout value can be then calculated as :

 $T_{PRECHG} = K_{PRE} \times 50K \times K_{TMR}$ 

#### CHARGE SAFETY TIMER

As a safety mechanism the TPS65820 has a user-programmable timer that measures the total fast charge time. This timer (charge safety timer) is started at the end of the pre-conditioning period. The safety charge timeout value is set by the value of an external resistor connected to the TMR pin ( $R_{TMR}$ ). The charge safety timer time-out value is calculated as follows:

 $t_{CHG} = K_{TMR} \times R_{TMR}$ 

When the charger is in suspend mode, set via I<sup>2</sup>C register CHG\_CONFIG bit CHGON or set by a pack temperature fault, the charge safety timer is put on hold (i.e., charge safety timer is not reset). Normal operation resumes when the charger exits the suspend mode. If charge termination is not reached within the timer period a fault condition is detected, and the charger is turned off.

The charge safety timer is held in reset if the TMR pin is left floating or if the control bit TERM\_OFF, in the CHG\_EN I<sup>2</sup>C register, is set to HI. Under this mode of operation an internal resistor, 50 k $\Omega$  typ, sets the internal charger and power path deglitch and delay times, as well as the precharge safety timer timeout value.

#### TIMER FAULT RECOVERY

The TPS65820 provides a recovery method to deal with timer fault conditions. The following summarizes this method:

• Condition 1: Charge voltage above recharge threshold, V<sub>RCH</sub>, and timeout fault occurs.

**Recovery method:** The IC waits for the battery voltage to fall below the recharge threshold. This could happen as a result of a load on the battery, self-discharge or battery removal. Once the battery falls below the recharge threshold, the IC clears the fault and starts a new charge cycle.

• Condition 2: Charge voltage below recharge threshold, V<sub>(RCH)</sub>, and timeout fault occurs.

**Recovery method:** Under this scenario, the IC connects an internal pullup resistor from OUT pin to Bat pin. This pullup resistor is used to detect a battery removal condition and remains on as long as the battery voltage stays below the recharge threshold. If the battery voltage goes above the recharge threshold, the IC disables the pullup resistor connection and executes the recovery method described for condition 1.

All timers are reset and all timer fault conditions are cleared when a new charge cycle is started either via I<sup>2</sup>C (toggling CHG\_CONFIG bits CE, CHGON) or by cycling the input power. All timers are reset and all timer fault conditions are cleared when the TPS65820 enters the UVLO mode.



#### DYNAMIC TIMER FUNCTION

The charge and precharge safety timers are programmed by the user to detect a fault condition if the charge cycle duration exceeds the total time expected under normal conditions. The expected total charge time is usually calculated based on the fast charge current rate.

When the thermal loop or the DPPM loops are activated the charge current is reduced, and a false safety timer fault can be observed if this mode of operation is active for a long periods. To avoid this undesirable fault condition the TPS65820 activates the dynamic timer function when the DPPM and thermal loops are active. The dynamic timer function slows down the safety timers clock, effectively adding an extra time to the programmed timeout value as follows:

- 1. If the battery voltage is below the battery depleted threshold: the precharge timer value is modified while the thermal loop or the DPPM loop are active
- 2. If the battery voltage is above the precharge threshold: the safety timer value is modified if the DPPM or the thermal loop are active AND the battery voltage is below the recharge threshold.

The TPS65820 dynamic timer function circuit monitors the voltage at pin ISET1 during precharge and fast charge. When the charger is regulating the charge current, the voltage at pin ISET1 is regulated by the control loops to either  $V_{SET}$  or  $V_{PRECHG}$ . If the thermal loop or DPPM loops are active, the voltage at pin ISET1 is lower than  $V_{SET}$  or  $V_{PRECHG}$ , and the dynamic timer control circuit changes the safety timers clock period based on the  $V_{SET}/V_{(ISET1)}$  ratio (fast charge) or  $V_{PRECHG}/V_{(ISET1)}$  ratio (precharge).

The maximum *clock period* is internally limited to twice the value of the programmed clock period, which is defined by the resistor connected to TMR pin, as shown in the following figure:




Figure 38. Safety Timer Internal Clock Slowdown

The effective charge safety timer value can then be expressed as follows:

Effective precharge timeout =  $t_{(PRECHG)} + t_{(PCHGADD)}$ 

Effective charge safety timeout =  $t_{(CHG)} + t_{(CHGADD)}$ 

where the *added* timeout values,  $t_{(PCHGADD)}$ ,  $t_{(CHGADD)}$ , are equal to the sum of all time periods when either the thermal loop or DPPM loop were active. The *maximum added* timeout value is internally limited to  $2 \times t_{(CHG)}$  or  $2 \times t_{(PRECHG)}$ .

### CHARGE AND SYSTEM POWER MANAGEMENT — I<sup>2</sup>C REGISTERS

The I<sup>2</sup>C registers that control charger and power path related functions are shown below. The HEX address for each register is shown by the register name, together with the R or W functionality for the register bits. Shaded values indicate default initial power-up values. Note that the CHG\_STAT register contents are valid only when either AC or USB power are applied to the TPS65820. The output of linear regulator LDO\_PM can be used as an indicator of external input power detection; if LDO\_PM is in regulation the CHG\_STAT register contents are valid.

Copyright © 2006–2008, Texas Instruments Incorporated



#### SLVS663B-MAY 2006-REVISED APRIL 2008

	B7	B6	B5	B4	B3	B2	B1	B0
Bit name	VCHG	CHGON	TERM_OFF	ISET1_1	ISET1_0	ISET2	PSEL	CE <sup>(1)</sup>
Function	CHARGE VOLTAGE SELECTION	CHARGE ENABLE	TERMINATION ENABLE CONTROL		RENT SCALING TOR	USB CURRENT LIMIT	SELECTED INPUT CURRENT LIMIT	SYSTEM POWER SELECTION
When 0	4.36 V	CHARGE SUSPENDED	TERMINATION ENABLED	00 = 0.25 $10 = 0.701 = 0.5$ $11 = 1Note: Relative to ch$	arge current	100 mA	USE USB CURRENT LIMIT	BATTERY TO SYSTEM
When 1	4.2 V	CHARGE ON	TERMINATION DISABLED	programmed by externed by exte	ernal ISET pin	500 mA	INPUT CURRENT LIMIT SET TO MAXIMUM	INPUT POWER TO SYSTEM <sup>(1</sup>

(1) The CE bit state is latched inside the charger control logic (CE latch) during an OUT pin UVLO event, prior to resetting the charge control register bit CE to its power up default value. The charger CE latch controls the charger and power path state as long as the TPS65820 is in UVLO mode and an external supply is connected to the charger block. The CE latch is reset to its power-up value (CE=LO) only when the input power is removed from the charger block. The CE latch is disabled and the CE charge control register bit sets the charger and power path MOSFETs state when the TPS65820 exits the UVLO mode. This feature avoids a host software *loop* when the host algorithm requires a depleted (or absent) battery to be connected to the system bus while input power is present.

GPIO3, ADD	RESS = 1C, A	LL BITS R/W. NO	TE: ONLY BIT B4 (	CONTROLS CHARGE	R-RELATED	FUNCTIONALITY		
	B7	B6	B5	B4	B3	B2	B1	В0
Bit name	GPIO3i/O	GPIO3_LEVEL	LDO0_ENABLE	CHARGE _VLTG	RTC_SET	GPIO2_INTSRC	GPIO1 _INTSRC	GPIO2 _SM2
Function	SEE Table 17	SEE Table 17	SEE Table 17	CHARGE VOLTAGE SELECTION SAFETY BIT	RTC_LDO OUTPUT VOLTAGE	SEE Table 17	SEE Table 17	SEE Table 17
When 0				4.2 V	3.1 V	*		
When 1				4.36 V	2.6 V	*		


	B7	B6	B5 <sup>(1)</sup>	B4	B3	B2	B1	B0
Bit name	BAT_STAT <sup>(2) (3)</sup>	INPUT _PWR	THDPPM_ON	ACPG	USBPG	STAT1	STAT2	INP_OV
Function	BATTERY SUPPLEMENT MODE STATUS	SELECTED INPUT POWER STATUS	THERMAL LOOP AND DPPM STATUS	AC INPUT POWER STATUS	USB INPUT POWER STATUS	CHARGE STATUS		AC OR USB INPUT OVP DETECTION
When 0	SUPPLEMENT MODE OFF	AC INPUT SELECTED	BOTH OFF	AC NOT DETECTED	USB NOT DETECTED	00 = FAULT/SUS 01 = CHARGE D	ONE	NO OVP
When 1	SUPPLEMENT MODE ON	USB INPUT SELECTED	DPPM ON OR THERMAL ON	AC DETECTED	USB DETECTED	10 = FAST CHAN 11 = PRECHARC		OVP DETECTED

(1) The TPS65820 generates a charger status interrupt if a DPPM event occurs.

(2) The battery supplement is entered when V<sub>(BAT)</sub> - V<sub>(OUT)</sub> > 60 mV (typ), and it ends when V<sub>(BAT)</sub> - V<sub>(OUT)</sub> < 20 mV. When the system power bus current exceeds the input current limit of the external supply current capability, the supplement mode is set. An oscillatory behavior for BAT\_STAT bit can happen if the battery switch dropout voltage is less than 20 mV (typ) when in supplement mode.</li>
 (3) The BAT\_STAT is always masked internally, and does not generate interrupts

## FUNCTIONALITY GUIDE — LINEAR REGULATORS

SELECTAE	BLE OUTPUT VO	LTAGE LDO						
Supply	ON/OFF	Output Discharge	OUTPUT V	OLTAGE (V), set	via l <sup>2</sup> C	IO Max	Acc %	Power Up
	Control	Switch	# of Steps	Available V	alues (V)	(mA)		Default
LDO1	Yes, set via I <sup>2</sup> C	Yes, enabled via I <sup>2</sup> C	8	1.25/1.5/1.8/2.5/2.85/3/3.2/3.3		150	3	ON, 2.85 V
LDO2	Yes, set via I <sup>2</sup> C	Yes, enabled via I <sup>2</sup> C	8	1.25/1.5/1.8/2.5/	2.85/3/3.2/3.3	150	3	ON, 3.3 V
SIM	Yes, set via I <sup>2</sup> C	No	2	1.8 / 3		8	2	OFF, 1.8 V
RTC_OUT	Yes, set via I <sup>2</sup> C	No	2	2.6/3	3.1	8	5	ON, 2.6V
PROGRAM	MABLE OUTPU	T VOLTAGE LDO						
Supply	ON/OFF	Output Discharge	OUTPUT V	OLTAGE (V), set	via I <sup>2</sup> C	IO Max	Acc %	Power Up
	Control	Switch	Range	# of Steps	Min Step	(mA)		Default
LDO3	yes, set via I <sup>2</sup> C	Yes, enabled via I <sup>2</sup> C	1.224-4.46	128	25 mV	100	3	ON, 1.25 V
LDO4	yes, set via I <sup>2</sup> C	Yes, enabled via I <sup>2</sup> C	1.224-4.46	128	25 mV	100	3	ON, 2.75 V
LDO5	yes, set via I <sup>2</sup> C	Yes, enabled via I <sup>2</sup> C	1.224-4.46	128	25 mV	100	3	ON, 2.81 V
FIXED OUT	PUT VOLTAGE	LDO'S						
Supply	ON/O	FF Control	OUTPUT VOLTAGE (V)	IO Max (mA)	Acc %	Po	ower Up I	Default
LDC0	Ye	s, via l <sup>2</sup> C	3.3, fixed	150	3	OFF		
LDO_PM	NO, ena	bled internally	3.3, fixed	20	5	ON if AC or USB power de		



### Figure 39. Required External Components, Recommended Values, External Connections



SLVS663B-MAY 2006-REVISED APRIL 2008

## LINEAR REGULATORS — FUNCTIONAL DESCRIPTION

The TPS65820 offers nine Integrated Linear Regulators, designed to be stable over the operating load range with use of external ceramic capacitors, as long as the recommended filter capacitor values (see application diagram and pinout description) are used. The output voltage can be programmed via I<sup>2</sup>C (LDO0-2, LDO3-5) or have a fixed output voltage.

### Simplified Block Diagram

A simplified block diagram for the LDOs is shown in Figure 40.




Figure 40. Simplified Block Diagram

### Connecting the LDO Input Supply

Both LDO1-2 and LDO3-5 have uncommitted input power supply pins (VIN\_LDO12, VIN\_LDO35), which should be externally connected to the OUT pin. Optionally the LDO0-2 and LDO3-5 input supplies can be connected to the output of the available buck converters SM1 or SM2, as long as the resulting overall power-up sequence meets the system requirements.

The RTC\_OUT, SIM, LDO0 and LDO\_PM linear regulators are internally connected to the OUT pin.

#### **ON/OFF Control**

All the LDO's, with exception of LDO\_PM LDO, have a ON/OFF control which can be set via I<sup>2</sup>C commands, facilitating host management of the distinct system power rails. The LDO\_PM LDO On/OFF control is internally hard-wired, and it is set to ON when either AC or USB input power is detected.

#### Output Discharge Switch

LDO1, LDO2 AND LDO3-5 have integrated switches that discharge each output to ground when the LDO is set to OFF by an I<sup>2</sup>C command. The output discharge switch function can be disabled by using I<sup>2</sup>C register control bits. The discharge switches are enabled after the initial power-up

#### **Special Functions**

The RTC\_OUT, SIM (Subscriber line interface module) and LDO\_PM linear regulators are designed to support lower load currents. The SIM and RTC\_LDO have low leakage in OFF mode, with the input pin voltage above or below the output pin voltage. The LDO\_PM can be used for USB enumeration, or a status indication of input power connection.



#### **Output Voltage Monitoring**

Internal power good comparators monitor the LDO outputs and detect when the output voltage is below 90% of the programmed value. This information is used by the TPS65820 to generate interrupts or to trigger distinct operating modes, depending on specific I<sup>2</sup>C register settings. See interrupt and sequencing controller section for additional details.

## LINEAR REGULATORS — I<sup>2</sup>C REGISTERS

The I<sup>2</sup>C registers that control LDO-related functions are shown below. The HEX address for each register is shown by the register name, together with the R or W functionality for the register bits. Shaded values indicate default initial power-up values.

	B7	B6	B5	B4	B3	B2	B1	B0				
EN_LDO: AD	DRESS = B, ALL B	ITS R/W		I		I		I				
Bit name	LDO1_EN	LDO2_EN	LDO3_EN	LDO4_EN	LDO5_EN	SIM_SET	SIM EN1	RTC_EN				
Function		LDO1	.5 ON/OFF CONT	ROL		SIM LDO output voltage	SIM/RTC ON/O	FF CONTROL				
When 0	OFF	OFF	OFF	OFF	OFF	3 V	OFF	OFF				
When 1	ON	ON	ON	ON	ON	1.8 V	ON	ON				
LDO12: ADD	RESS = C, ALL BIT	S R/W										
Bit name	LDO1_DISCH	LDO1_2 SET	LDO1_1 SET	LDO1_0 SET	LDO2_DISCH	LDO2_2 SET	LDO2_1 SET	LDO2_0 SET				
Function	LDO1 output discharge switch enable	LDO1 OL	LDO1 OUTPUT VOLTAGE SETTING LDO2 Output discharge switch enable									
When 0	OFF	000 = 1.25 V		efault = 2.85 V	OFF			fault = 3.3 V				
When 1	ON	010 = 1.8 V <b>100 = 2.85 V</b> 110 = 3.2 V	011=2.5 V 110=3 V 111=3.3	011 = 2.5 V 110 = 3 V 1 <b>11 = 3.3 V</b>								
LDO3, ADDR	ESS = D, ALL BITS	R/W										
Bit name	LDO3_DISCH	LDO3_6 SET	LDO3_5 SET	LDO3_4 SET	LDO3_3 SET	LDO3_2 SET	LDO3_1 SET	LDO3_0 SET				
Function	LDO3 output discharge switch enable		LDO3 OUTPUT VOLTAGE SETTING									
When 0	OFF		See Table 10	for LDO3-5 outp	ut voltage setting	, Power-up de	efault = 1.25 V					
When 1	ON	1										
LDO4, ADDR	ESS = E, ALL BITS	R/W										
Bit name	LDO4_DISCH	LDO4_6 SET	LDO4_5 SET	LDO4_4 SET	LDO4_3 SET	LDO4_2 SET	LDO4_1 SET	LDO4_0 SET				
Function	LDO4 output discharge switch enable			LDO4 O	JTPUT VOLTAG	LDO4 OUTPUT VOLTAGE SETTING						
When 0												
	OFF		See Table 10	for LDO3-5 outp	ut voltage setting	, Power-up d	efault = 2.75 V					
When 1	OFF ON	_	See Table 10	) for LDO3-5 outp	ut voltage setting	, Power-up de	efault = 2.75 V					
		R/W	See Table 10	) for LDO3-5 outp	ut voltage setting	ı, Power-up d	efault = 2.75 V					
	ON	R/W	See Table 10	for LDO3-5 outpo LDO5_4 SET	ut voltage setting	p, Power-up de LDO5_2 SET	efault = 2.75 V LDO5_1 SET	LDO5_0 SET				
LDO5, ADDR	ON ESS = F, ALL BITS			LDO5_4 SET		LDO5_2 SET		LDO5_0 SET				
LDO5, ADDR Bit name	ON ESS = F, ALL BITS LDO5_DISCH LDO5 output discharge switch		LDO5_5 SET	LDO5_4 SET	LDO5_3 SET	LDO5_2 SET SE SETTING		LDO5_0 SET				
LDO5, ADDR Bit name Function	ON ESS = F, ALL BITS LDO5_DISCH LDO5 output discharge switch enable		LDO5_5 SET	LDO5_4 SET LDO5 OI	LDO5_3 SET	LDO5_2 SET SE SETTING	LDO5_1 SET	LDO5_0 SET				
LDO5, ADDR Bit name Function When 0 When 1	ON ESS = F, ALL BITS LDO5_DISCH LDO5 output discharge switch enable OFF	LDO5_6 SET	LDO5_5 SET See Table 10	LDO5_4 SET LDO5 OI	LDO5_3 SET JTPUT VOLTAG	LDO5_2 SET SE SETTING J, <b>Power-up d</b>	LDO5_1 SET	LDO5_0 SET				
LDO5, ADDR Bit name Function When 0 When 1	ON ESS = F, ALL BITS LDO5_DISCH LDO5 output discharge switch enable OFF ON	LDO5_6 SET	LDO5_5 SET See Table 10	LDO5_4 SET LDO5 OI	LDO5_3 SET JTPUT VOLTAG	LDO5_2 SET SE SETTING J, <b>Power-up d</b>	LDO5_1 SET	LDO5_0 SET GPIO2_SM2				
LDO5, ADDR Bit name Function When 0 When 1 GPIO3, ADDF	ON ESS = F, ALL BITS LDO5_DISCH LDO5 output discharge switch enable OFF ON RESS = 1C, ALL BIT	LDO5_6 SET	LDO5_5 SET See Table 10	LDO5_4 SET LDO5 OI of the transformation of the transformation trols LDO-REL CHARGE VLTG SEE Battery Voltage Regulation,	LDO5_3 SET JTPUT VOLTAG ut voltage setting	LDO5_2 SET SE SETTING g, Power-up do	LDO5_1 SET efault = 2.81 V	GPIO2_SM2				
LDO5, ADDR Bit name Function When 0 When 1 GPIO3, ADDF Bit name	ON ESS = F, ALL BITS LDO5_DISCH LDO5 output discharge switch enable OFF ON RESS = 1C, ALL BIT GPIO3i/O	LDO5_6 SET	LDO5_5 SET See Table 10 NLY BIT B5 CON LDO0 ENABLE LDO0 ON/OFF	LDO5_4 SET LDO5 OI of tLDO3-5 output TROLS LDO-REL CHARGE _VLTG SEE Battery Voltage	LDO5_3 SET JTPUT VOLTAG ut voltage setting ATED FUNCTIO RTC_SET RTC_LDO OUTPUT	LDO5_2 SET SE SETTING g, Power-up do DNALITY GPIO2_INTSRC	LDO5_1 SET efault = 2.81 V GPIO1_INTSRC					



Table 10. L	)O 3–5 F	Programming	Step	Values
		rogrammig	Olop .	T alabo

<b>a</b> .				<b>D</b> 0 <b>D</b> 0		<b>.</b>			<b>a</b> :	20.20	
Step	B6–B0	Vset	Step	B6-B0	Vset	Step	B6-B0	Vset	Step	B6-B0	Vset
0	000 0000	1.224	32	010 0000	2.04	64	100 0000	2.015	96	110 0000	2.856
1	000 0001	1.25	33	010 0001	2.066	65	100 0001	2.04	97	110 0001	2.882
2	000 0010	1.275	34	010 0010	2.091	66	100 0010	2.907	98	110 0010	3.723
3	000 0011	1.301	35	010 0011	2.117	67	100 0011	2.933	99	110 0011	3.749
4	000 0100	1.326	36	010 0100	2.142	68	100 0100	2.958	100	110 0100	3.774
5	000 0101	1.352	37	010 0101	2.168	69	100 0101	2.984	101	110 0101	3.8
6	000 0110	1.377	38	010 0110	2.193	70	100 0110	3.009	102	110 0110	3.825
7	000 0111	1.403	39	010 0111	2.219	71	100 0111	3.035	103	110 0111	3.851
8	000 1000	1.428	40	010 1000	2.244	72	100 1000	3.06	104	110 1000	3.876
9	000 1001	1.454	41	010 1001	2.27	73	100 1001	3.086	105	110 1001	3.902
10	000 1010	1.479	42	010 1010	2.295	74	100 1010	3.111	106	110 1010	3.927
11	000 1011	1.505	43	010 1011	2.321	75	100 1011	3.137	107	110 1011	3.953
12	000 1100	1.53	44	010 1100	2.346	76	100 1100	3.162	108	110 1100	3.978
13	000 1101	1.556	45	010 1101	2.372	77	100 1101	3.188	109	110 1101	4.004
14	000 1110	1.581	46	010 1110	2.397	78	100 1110	3.213	110	110 1110	4.029
15	000 1111	1.607	47	010 1111	2.423	79	100 1111	3.239	111	110 1111	4.055
16	001 0000	1.632	48	011 0000	2.448	80	101 0000	3.264	112	111 0000	4.08
17	001 0001	1.658	49	011 0001	2.474	81	101 0001	3.29	113	111 0001	4.106
18	001 0010	1.683	50	011 0010	2.499	82	101 0010	3.315	114	111 0010	4.131
19	001 0011	1.709	51	011 0011	2.525	83	101 0011	3.341	115	111 0011	4.157
20	001 0100	1.734	52	011 0100	2.55	84	101 0100	3.366	116	111 0100	4.182
21	001 0101	1.76	53	011 0101	2.576	85	101 0101	3.392	117	111 0101	4.208
22	001 0110	1.785	54	011 0110	2.601	86	101 0110	3.417	118	111 0110	4.233
23	001 0111	1.811	55	011 0111	2.627	87	101 0111	3.443	119	111 0111	4.259
24	001 1000	1.836	56	011 1000	2.652	88	101 1000	3.468	120	111 1000	4.284
25	001 1001	1.862	57	011 1001	2.678	89	101 1001	3.494	121	111 1001	4.31
26	001 1010	1.887	58	011 1010	2.703	90	101 1010	3.519	122	111 1010	4.335
27	001 1011	1.913	59	011 1011	2.729	91	101 1011	3.545	123	111 1011	4.361
28	001 1100	1.938	60	011 1100	2.754	92	101 1100	3.57	124	111 1100	4.386
29	001 1101	1.964	61	011 1101	2.78	93	101 1101	3.596	125	111 1101	4.412
30	001 1110	1.989	62	011 1110	2.805	94	101 1110	3.621	126	111 1110	4.437
31	001 1111	2.015	63	011 1111	2.831	95	101 1111	3.647	127	111 1111	4.463



SLVS663B-MAY 2006-REVISED APRIL 2008

## FUNCTIONALITY GUIDE — SWITCHED MODE STEP-DOWN CONVERTERS

Supply	PFM Mode	Standby Mode	OUTPUT VOLTAGE (V), Set via I <sup>2</sup> C, Separate Settings for Normal or Standby Mode			or Normal or		PWM Freq and Phase			μ <b>s, Set</b>	Power Up Default
			Range	# of Steps	Min Step	Acc (%)			Range	# of Steps	Min Step	-
SM1	PFM/PWM with automatic mode selection or PWM only.	Standby mode with distinct voltage available	0.6–1.8	32	40 mV	3	600	1.5MHz, 0°	0, 0.24 to 15.36	8	0.24	ON, skip mode off, PWM only, 1.24 V(on/stby), 15.36 mV/μs
SM2	Mode of operation set via I <sup>2</sup> C	Standby mode set via I <sup>2</sup> C or with GPIO pin	1–3.4	32	80mV	3	600	1.5MHz, 0/90/180 270°, with respect to SM1, set via I <sup>2</sup> C	0, 0.48- 30.72	8	0.48	ON, skip mode on, PWM/PFM, 1.8 V (on/stby), 180°, 30.72 mV/μs




Figure 41. Required External Components, Recommended Values, External Connections


## STEP-DOWN SWITCHED MODE CONVERTERS: SM1 and SM2

The TPS65820 has two highly efficient step down synchronous converters. The integration of the power stage switching MOSFETs reduces the external component count, and only the external output inductor and filter capacitor are required. The integrated power stage supports 100% duty cycle operation. Multiple operation modes are available, enabling optimization of the overall system performance under distinct load conditions.

The converters have two modes of operation: a 1.5 MHz fixed frequency pulse width modulation (PWM) mode at moderate to heavy loads, and a pulse frequency modulation (PFM) mode at light loads. The converter output voltage is programmable via I<sup>2</sup>C registers SM1\_SET1 and SM2\_SET1.

When the SM1/SM2 converters are disabled an integrated switch automatically discharges the converter output capacitor. The discharge switch function can be disabled by setting the control bits DISCHSM1 and DISCHSM2 to LO, in I<sup>2</sup>C registers SM1\_SET2 and SM2\_SET2.





#### Figure 42. SM1/SM2 Converter

The TPS65820 SM1 and SM2 buck converters can be set to operate only in PWM mode or to switch automatically between PFM and PWM modes. The average load current is monitored, and the PFM mode is set if the average load current is below the threshold IPFM(ENTER). When in PFM mode the load current is also monitored, and the PWM mode is set when the load current exceeds the threshold I<sub>PFM(LEAVE)</sub>. The thresholds for automatic PFM/PWM switching are calculated as shown in Equation 6 for the SM1 converter, the same thresholds apply to the SM2 converter by replacing VIN\_SM1 by VIN\_SM2 :

$$I_{\text{PFM}(\text{LEAVE})} = \frac{V(\text{VIN}_{\text{SM3}})}{29 \ \Omega} , \qquad I_{\text{PFM}(\text{ENTER})} = \frac{V(\text{VIN}_{\text{SM3}})}{39 \ \Omega}$$
(6)

The automatic switching mode is enabled via the control bits PFM\_SM1 and PFM\_SM2 on I<sup>2</sup>C registers SM1\_SET1 and SM2\_SET1.

### Output Voltage Slew Rate

 $l^2$ C registers enable setting the output voltage slew rate, when transitioning from one programmed voltage to a new programmed voltage value. These events can be triggered by a new output voltage selection or by switching from a low power mode (standby) to a normal operating mode. During a transition, the output voltage is stepped from the currently programmed voltage to the new target voltage. The slew rate from the initial voltage to the final voltage can be selected using  $l^2$ C registers, SM1\_SET2 and SM2\_SET2, ranging from 0.24 mV/µs to 15.36 mV/µs for the SM1 converter and 0.48 to 30.72 mV/µs for the SM2 converter. If the slew rate is set to OFF, the output voltage goes from the current value to the programmed value in a single step.

During the transition to standby mode the Power Good comparators are disabled.



#### Soft Start

SM1 and SM2 have an internal soft start circuit that limits the inrush current during start-up. An initial delay (170  $\mu$ s typ) from the converter enabled command to the converter effectively being operational is required, to assure that the internal circuits of the converter are properly biased. At the end of that initial delay the soft start is initiated, and the internal compensation capacitor is charged with a low value current source. The soft start time is typically 750  $\mu$ s, with the output voltage ramping from 5% to 95% of the final target value.

#### Dropout Operation at 100% Duty Cycle

The TPS65820 buck converters offer a low input to output voltage difference while still maintaining operation when the duty cycle is set to 100%. In this mode of operation the P-channel switch is constantly turned on, enabling operation with a low input voltage. The dropout operation starts if:

$$V(VIN\_SM1) \le V(SM1) + I(L1)(R_{DSON(PSM1)} + R_L)$$

(7)

Where:

I(L1) = Output current plus inductor ripple current.

 $R_L = DC$  resistance of the inductor

Equation 7 can be also used for the SM2 converter, replacing SM1 by SM2 and L1 by L2.

#### **Output Voltage Monitoring**

The output voltage of converters SM1 and SM2 is monitored by internal comparators, and an output low voltage condition is detected when the output voltage is below 90% of the programmed value. The power good status for SM1 and SM2 is accessible via  $I^2C$ , see interrupt controller section for more details.

The power good comparators for SM1 and SM2 are disabled during the transition to standby mode operation. They are enabled when the transition to standby mode is complete.

#### Standby Mode

Using the I<sup>2</sup>C SM1 and SM2 can be set in stand-by mode. In STANDBY mode the PFM operation mode is set and the output voltage is defined by I<sup>2</sup>C registers SM1\_STANDBY and SM2\_STANDBY, and it can be set to a value different than the normal mode output regulation voltage. The standby mode can also be set by the GPIO pins, if those are configured as control pins that define the SM1/SM2 operating mode.

#### **PWM Operation**

During PWM operation the converters use a fast response voltage mode controller scheme with input voltage feed-forward, enabling the use of small ceramic input and output capacitors. At the beginning of each clock cycle the P-channel MOSFET switch is turned on, and the oscillator starts the voltage ramp. The inductor current ramps up until the ramp voltage reaches the error amplifier output voltage, when the comparator trips and the p-channel MOSFET switch is turned off. Internal adaptative break-before-make circuits turn on the integrated n-channel MOSFET switch after an internal, fixed dead-time delay, and the inductor current ramps down, until the next cycle is started. When the next cycle starts the ramp voltage is reset to its low value and the p-channel MOSFET switch is turned on again.






Figure 43. PWM Operation

The integrated power MOSFETs current is monitored at all times and the power MOSFET is turned off if its internal short-circuit current limit is reached.

### Phase Control in PWM Mode

The SM1 and SM2 converters operate synchronized to each other when both are in PWM mode, with converter SM1 as the master. I<sup>2</sup>C control register bits S1S2PHASE in register SM1\_SET2 enables delaying the SM2 PWM clock with respect to SM1 PWM clock, selecting a phase shift from 0 to 270 degrees. The out-of-phase operation reduces the average current at the input node, enabling use of smaller input filter capacitors when both converters are connected to the same input supply.

### PFM Mode Operation

When using the I<sup>2</sup>C interface, the SM1 and SM2 converters can have the automatic power-saving PFM mode enabled. When the PFM mode is set, the switching frequency is reduced and the internal bias currents are decreased, optimizing the converter efficiency under light-load conditions.

In PFM mode, the output voltage is monitored by a voltage comparator, which regulates the output voltage to the programmed value,  $V_{O(SM1)}$ . If the output voltage is below  $V_{O(SM1)}$ , the PFM control circuit turns on the power stage, applying a burst of pulses to increase the output voltage. When the output voltage exceeds the target regulation voltage,  $V_{O(SM1)}$ , the power stage is disabled, and the output voltage drops until it is below the regulation voltage target, when the power stage is enabled again.






Figure 44. PFM Mode Operation

During burst operation two current comparators control the power stage integrated MOSFETs. These comparators monitor the instantaneous inductor current and compare it to the internal thresholds  $I_{PFM(ENTER)}$  and  $I_{PFM(LEAVE)}$ , turning the p-channel switch on if the inductor current is less than  $I_{PFM(LEAVE)}$  and turning it off if the inductor current exceeds  $I_{PFM(ENTER)}$ . The n-channel switch is turned on when the p-channel MOSFET is off.

The PFM output voltage comparator quiescent current may be reduced using the  $I^2C$  register bits PFM\_RPL1 and PFM\_RPL2 in registers SM1\_SET and SM2\_SET. The voltage comparator quiescent current is reduced if PFM\_RPL1 and PFM\_RPL2 bits are set to LO, and the comparator response time ( $t_{COMP}$ , see Figure 45) increases. A reduction in quiescent current increases the converter efficiency at light loads, at the expense of a larger output voltage ripple when in PFM mode.

The ripple is minimized if PFM\_RPL1 and PFM\_RPL2 bits are set to HI, at the expense of reduced efficiency under light loads. The operation under low and high ripple settings is described in Figure 45.




Figure 45. PFM mode operation waveforms

When a burst of pulses is generated, the PFM current comparators control the power stage MOSFETs to limit the inductor current to a value between the thresholds  $I_{PFM(LEAVE)}$  and  $I_{PFM(ENTER)}$ . The number of pulses in a burst cycle is proportional to the load current, and the average current is always below  $I_{PFM(LEAVE)}$  once PFM operation is set. The typical burst operation in PFM mode is shown in Figure 46.

Copyright © 2006–2008, Texas Instruments Incorporated

Texas Instruments

www.ti.com

SLVS663B-MAY 2006-REVISED APRIL 2008




Figure 46. Typical Burst Operation in PFM Mode

The PFM operation is disabled and PWM operation set if one of the following events happen during PFM operation:

- 1. The total burst operation time exceeds 10  $\mu$ s, typ.
- 2. The output voltage falls below 2% of the target regulation voltage.

The PFM mode can be disabled through the serial interface to force the individual converters to stay in fixed frequency PWM mode.



#### SLVS663B-MAY 2006-REVISED APRIL 2008

## SWITCHED MODE STEP-DOWN CONVERTERS — I<sup>2</sup>C REGISTERS

The I<sup>2</sup>C registers that control buck converter-related functions are shown below. The HEX address for each register is shown by the register name, together with the R or W functionality for the register bits. Shaded values indicate default initial power-up values.

	B7	B6	B5	B4	B3	B2	B1	B0		
SM1_SET1, A	DDRESS=10, ALL I	BITS R/W								
Bit name	SM1 EN	PFM_RPL1	PFM_SM1	SetV4_SM1	SetV3_SM1	SetV2_SM1	SetV1_SM1	SetV0_SM1		
Function	SM1 ON/OFF CONTROL	SM1 PFM FUNCTION OPERATION	SM1 PFM MODE ON/OFF CTRL	SM1 OUTPL	JT VOLTAGE REG	GULATION VALUE	E, STANDBY MOI	DE NOT SET		
When 0	OFF	MAXIMIZE EFFICIENCY	PWM/PFM	See Table	11 for SM1, SM2	voltage setting,	Power-up defau	lt = 1.24 V		
When 1	ON	MINIMIZE OUTPUT RIPPLE	Only PWM	-						
SM1_SET2, A	DDRESS=11, ALL I	BITS R/W								
Bit name	NOT USED	STANDBY_SM 1	DISCHSM1	S1S2PHASE_1	S1S2PHASE_0	SLEWSM1_2	SLEWSM1_1	SLEWSM1_0		
Function	NOT USED	SM1 STANDBY MODE ON	SM1 output discharge switch enable	WITH RESPEC	OCK DELAY, T TO SM1 PWM DCK	SM1 OUT	PUT SLEW RATE	SETTING		
When 0	NOT USED	OFF	OFF	00 = 0 <b>10 = 18</b> 01 = 90 11 = 2	70	000 = 0.24 010 = 0.96 100 = 5.84 <b>110 = 15</b> 001 = 0.48 011 = 1.92 101 = 7.68 111 =				
When 1	NOT USED	ON	ON	Units: degrees	Default = 180	0 IMMEDIATE Unit: mV/µs Default = 15.36				
SM1_STANDE	BY, ADDRESS=12,	B4-B0 R/W, B7-B	5 READ ONLY							
Bit name	NOT USED	NOT USED	NOT USED	SetV4_SM1SL	SetV3_SM1SL	SetV2_SM1SL	SetV1_SM1SL	SetV0_SM1SL		
Function	NOT USED	NOT USED	NOT USED	SM1 OUT	PUT VOLTAGE F	REGULATION VAL	UE, STANDBY M	ODE SET		
When 0	NOT USED	NOT USED	NOT USED	See Tabl	e 11 for SM1, SM	2 voltage setting, I	Power-up default	= 1.24 V		
When 1	NOT USED	NOT USED	NOT USED							
SM2_SET1, A	DDRESS=13, ALL I	REGISTER BITS F	R/W							
Bit name	SM2 EN	PFM_RPL2	PFM_SM2	SetV4_SM2	SetV3_SM2	SetV2_SM2	SetV1_SM2	SetV0_SM2		
Function	SM2 ON/OFF CONTROL	SM2 PFM FUNCTION OPERATION	SM2 PFM MODE ON/OFF CTRL	SM2 OUTPL	JT VOLTAGE REG	GULATION VALUE	E, STANDBY MOI	DE NOT SET		
When 0	OFF	MAXIMIZE EFFICIENCY	PWM/PFM	See Tab	le 11 for SM1, SM	12 voltage setting,	Power-up defaul	t = 1.8 V		
When 1	ON	MINIMIZE OUTPUT RIPPLE	ONLY PWM							
SM2_SET2, A	DDRESS=14, ALL I	REGISTER BITS F	R/W							
Bit name	NOT USED	STANDBY_SM 2	DISCHSM2	NOT USED	NOT USED	SLEWSM2_2	SLEWSM2_1	SLEWSM2_0		
Function	NOT USED	SM2 STANDBY MODE ON	SM2 output discharge switch enable	NOT USED	NOT USED	SM2 OUT	PUT SLEW RATE	SETTING		
When 0	NOT USED	OFF	OFF	NOT USED	NOT USED	000 = 0.48 010	) = 1.92 100 = 7	.68		
When 1	NOT USED	ON	ON	NOT USED	NOT USED	101 = 15.36 11	1 = 0.096 011 = 11 = IMMEDIATE <b>Default = 30.72</b>	3.84		
SM2_STANDE	BY, ADDRESS=15,	ALL REGISTER B	ITS R/W	a. <u></u>		a. <u></u>		1		
Bit name	NOT USED	NOT USED	NOT USED	SetV4_SM2SL	SetV3_SM2SL	SetV2_SM2SL	SetV1_SM2SL	SetV0_SM2SL		
Function	NOT USED	NOT USED	NOT USED	SM1 OUT	PUT VOLTAGE F	REGULATION VAL	UE, STANDBY M	ODE SET		
When 0	NOT USED	NOT USED	NOT USED	See Tab	le 11 for SM1, SM	12 voltage setting,	Power-up defaul	t = 1.8 V		
When 1	NOT USED	NOT USED	NOT USED							



### SLVS663B-MAY 2006-REVISED APRIL 2008

## Table 11. Programmable Settings for SM1 and SM2 (Including STANDBY)

SetV4_ SM	SetV3_ SM	SetV2_ SM	SetV1_ SM	SetV0_ SM	Vset SM1	Vset SM2	SetV4_ SM	SetV3_ SM	SetV2_ SM	SetV1_ SM	SetV0_ SM	Vset SM1	Vset SM2
0	0	0	0	0	0.6	1	1	0	0	0	0	1.24	2.28
0	0	0	0	1	0.64	1.08	1	0	0	0	1	1.28	2.36
0	0	0	1	0	0.68	1.16	1	0	0	1	0	1.32	2.44
0	0	0	1	1	0.72	1.24	1	0	0	1	1	1.36	2.52
0	0	1	0	0	0.76	1.32	1	0	1	0	0	1.4	2.6
0	0	1	0	1	0.8	1.4	1	0	1	0	1	1.44	2.68
0	0	1	1	0	0.84	1.48	1	0	1	1	0	1.48	2.76
0	0	1	1	1	0.88	1.56	1	0	1	1	1	1.52	2.84
0	1	0	0	0	0.92	1.64	1	1	0	0	0	1.56	2.92
0	1	0	0	1	0.96	1.72	1	1	0	0	1	1.6	3
0	1	0	1	0	1	1.8	1	1	0	1	0	1.64	3.08
0	1	0	1	1	1.04	1.88	1	1	0	1	1	1.68	3.16
0	1	1	0	0	1.08	1.96	1	1	1	0	0	1.72	3.24
0	1	1	0	1	1.12	2.04	1	1	1	0	1	1.76	3.32
0	1	1	1	0	1.16	2.12	1	1	1	1	0	1.8	3.4
0	1	1	1	1	1.2	2.2	1	1	1	1	1	0.6	1

S	M1, SM2 PHASE			SMX_SLEV	V RATE, SMX = S	M1 OR SM2	
S1S2_PHASE1	S1S2_PHASE0	PHASE	SLEWX_2	SLEWX_1	SLEWX_0	SM1 mV/μs	SM2 mV/μs
0	0	<b>0</b> °	0	0	0	0.24	0.48
0	1	90°	0	0	1	0.48	0.96
1	0	180°	0	1	0	0.96	1.92
1	1	270°	0	1	1	1.92	3.84
			1	0	0	3.84	7.68
			1	0	1	7.68	15.36
			1	1	0	15.36	30.72
			1	1	1	Imme	ediate




# **TPS65820**

SLVS663B-MAY 2006-REVISED APRIL 2008

## FUNCTIONALITY GUIDE - ANALOG TO DIGITAL CONVERTER

10 BIT SUCCE	SSIVE APPRO	IMATION ADC						
ADC Input	t Channels	Trigger Mode	Conversion	Converter Mode	Trigge	r Delay	Wait Time, Multiple	Power Up Default
Internal	External		Count		Range	Min Step	Conversions	
Charge current, thermistor temperature, IC junction temperature, RTC_OUT voltage, OUT voltage, battery voltage	ANLG1 and ANLG2 voltages	GPIB, I <sup>2</sup> C driven, repeat	1, 4, 8, 16, 32, 64, 128, 256	Single, average, find max value, find min value	0-750 μs, 16 steps	50 μs	μs: 20, 40, 60, 80, 160, 240, 320, 640 ms: 1.28, 1.92, 2.56, 5.12, 10.24, 15.36, 20.48	ADC off
Fixed internally	Selectable via I <sup>2</sup> C	Selectable via I <sup>2</sup> C	Selectable via I <sup>2</sup> C	Selectable via I <sup>2</sup> C	Selectable via I <sup>2</sup> C	Selectable via I <sup>2</sup> C	Selectable via I <sup>2</sup> C	





### ANALOG-TO-DIGITAL CONVERTER

#### Overview

The TPS65820 has a 10 bit integrated successive approximation A/D, capable of running A/D conversions on eight distinct channels in a variety of modes. Two of the eight channels are connected to uncommitted pins ANLG1 and ANLG2, and can be used to convert external voltages. The other six channels monitor system parameters which are critical to the overall system monitoring. The channel selection is set via I<sup>2</sup>C.

A dedicated set of I<sup>2</sup>C registers enables configuration of the ADC to perform a conversion cycle with either a single conversion or a multiple conversions. The ALU generates a data set containing maximum value detection, minimum value detection and average value calculation for each conversion cycle. Each cycle can be performed a single time or multiple times.

#### Input Channels

The following channels are available for selection via the I<sup>2</sup>C register ADC\_SET bits CHSEL\_SET bits:



#### SLVS663B-MAY 2006-REVISED APRIL 2008

Channel	Connection	Parameter Sampled	Voltage Range Under Normal Operating Conditions	Special Features	Full Scale Reading (Internal reference selected)	LSB Value
CH1	ANLG1 pin	User defined	User defined	Internal pullup current source programmable via I <sup>2</sup> C : 0/10/50/60 μA	2.535 V	Full-scale reading ÷1023
CH2	ANLG2 pin				2.535 V	
CH3	ISET1 pin	Voltage proportional to charge current	0 V (charger off) to 2.525 V (fast charge)	—	2.535 V	
CH4	TS pin	Voltage proportional to pack temperature	0 V (short) to 4.7 V (no thermistor)	Internal 20-µA pullup current source (ON only when AC/USB are present)	2.535 V	
CH5	Internal junction temperature	Voltage proportional to IC junction temperature	1.85 V at T <sub>J</sub> = 25°C, –6.5 mV/°C slope typ	_	2.535 V	
CH6	RTC_OUT pin	Internal LDO output voltage	0 V to 3.3 V	—	4.7 V	
CH7	OUT pin	System power bus voltage	0 V to 4.4 V	—	4.7 V	
CH8	BAT pin	Battery pack positive terminal voltage	0 V to 4.4 V	—	4.7 V	

### Table 12. ADC Input Channel Oerview

### FUNCTIONAL OVERVIEW

The TPS65820 ADC can be subdivided in four sections:

 Input selection: The input selection section has two major blocks, the input bias control and an 8 channel MUX. The input bias control provides the bias currents that are applied to pins ANLG1 and ANLG2 and pin TS. The TS pin bias current is fixed (20 μA typ), and the bias currents for pins ANLG1 and ANLG2 are set on I<sup>2</sup>C register ADC\_WAIT.

The TS and ANLG1 pin current sources are automatically enabled when the input power is detected, providing the required setup to measure a pack thermistor temperature (TS pin) or a battery ID resistor (ANLG1 pin). ANLG1 and ANLG2 can be used to measure external resistive loads or analog voltages. The bias current sources are always connected to the OUT pin internally.

The internal MUX connects one of the monitored analog inputs to the ADC engine, following the selection defined on register ADC\_SET.

2. ADC engine: The ADC engine uses an internal or external voltage reference, as defined by the ADC\_REF bit on the ADC\_SET control register. If the internal reference is selected ADC\_REF is connected to an internal LDO that regulates the ADC\_REF pin voltage to generate the ADC supply and internal voltage reference. The internal LDO maximum output current is 6 mA typical, and a conversion should be started only after the external capacitor is fully charged.

If an external reference is used it should be connected to the ADC\_REF pin. When an external reference is selected the internal LDO connected to ADC\_REF is disabled. Care must be taken when selecting an external reference as the ADC reference voltage, as it affects the ADC LSB absolute value.

3. **Trigger control and synchronization :** The ADC engine starts a conversion of the selected input when the trigger control circuit sends a start command. The trigger control circuit starts the ADC conversion and transfers the ADC output data to the arithmetic logic unit (ALU) at the end of the conversion. It also synchronizes the data transfer from the ALU to the I<sup>2</sup>C ADC\_READING register at the end of a conversion cycle, and generates the ADC status information sent to the ADC registers.

An ADC engine conversion is triggered by the TPS65820 trigger control circuit using either an internal trigger or an external trigger. The internal trigger is automatically generated by the TPS65820 at the end of each ADC engine conversion, following the timing parameters set on I<sup>2</sup>C registers ADC\_SET, ADC\_DELAY and ADC\_WAIT.

The GPIO3 pin can be used as an external trigger if the bit ADC\_TRG\_GPIO3 is set HI, in the I<sup>2</sup>C register ADC\_DELAY. In the external trigger mode a new conversion is started after the GPIO3 pin has an edge transition, following the timing parameters set on I<sup>2</sup>C registers ADC\_SET, ADC\_DELAY and ADC\_WAIT.



SLVS663B-MAY 2006-REVISED APRIL 2008

- 4. Arithmetic Logic Unit (ALU): The ALU performs mathematical operations on the ADC output data as defined by the I<sup>2</sup>C ADC\_READING registers. It executes average calculations or minimum /maximum detection. The result of the calculations is stored in an 11-bit accumulator register (1 bit allocated for carry-over). The accumulator value is transferred to the I<sup>2</sup>C data register at the end of a conversion cycle.
- A simplified block diagram for the ADC is shown in Figure 48.




Figure 48. ADC Simplified Block Diagram

## ADC Conversion Cycle

A conversion cycle includes all the steps required to successfully sample the selected input signal and transfer the converted data to the  $I^2C$ , generating an interrupt request to the host (pin :  $HI \rightarrow LO$ ). The number of individual conversions (samples) in a conversion cycle is defined by the  $I^2C$  ADC\_SET register bits READ\_MODE settings, and can range from a single sample to 256 samples. The conversion cycle settings for the ALU is defined by register ADC\_READING and it can be set to average, maximum value detection, minimum value detection or no processing (ADC engine output loaded in the accumulator directly).

The conversion cycle starts with the first sampling and ends when:

- The required ALU operations are performed on the final sample, and
- The ALU accumulator data is transferred to the I<sup>2</sup>C ADC\_READING register, and
- The register bit ADC\_STATUS in the ADC\_READING register is set to LO.

A conversion cycle is always started by the external host when the ADC\_EN bit in the ADC\_SET register is toggled from LO to HI by a I<sup>2</sup>C write operation. Resetting the ADC\_EN bit to LO before the current conversion cycle ends (INT: LO  $\rightarrow$  HI, ADC\_STATUS bit set to LO) is not recommended, as the ADC keeps its current configuration until the current conversion cycle ends.

At the end of a conversion cycle the output data is stored at registers in the ALU block. The ADC\_STATUS bit is set to LO ( DONE ) and an interrupt is generated ( $\overline{INT}$  pin : HI $\rightarrow$ LO ) if the ADC\_STATUS bit is unmasked, at the interrupt masking registers INT\_MASK. It should be noted that the minimum, maximum and average values are ALWAYS calculated by the ALU for each conversion cycle.



SLVS663B-MAY 2006-REVISED APRIL 2008

The value loaded in the I<sup>2</sup>C registers ADC READING\_HI and ADC READING\_LO at the end of a conversion cycle is defined by control bits ADC\_READ0 and ADC\_READ1 in register ADC READING\_HI. The average, minimum, maximum and last sample values for a conversion cycle can be read if the external host executes an I<sup>2</sup>C write operation, changing the values of bits ADC\_READ0 and ADC\_READ1, followed by an I<sup>2</sup>C read operation on registers ADC READING\_HI and ADC READING\_LO. The minimum, maximum, average, and last values have the same value if a conversion cycle with only one sample is executed.

The ADC\_READ0 and ADC\_READ1 bits *can not be modified* during the execution of a conversion cycle. A new conversion cycle should be started *only after* the current conversion cycle is completed, by toggling the ADC\_EN bit from HI to LO and HI again.

#### External Trigger Operation

The trigger control circuit can be programmed to use an external signal to start a conversion. The TPS65820 GPIO3 input is configurable as an ADC trigger, with ADC conversion starting on either a rising edge or falling edge. When using an external trigger the trigger delay, trigger wait time delay and trigger holdoff mode can be programmed using I<sup>2</sup>C registers.

The procedure to start an externally-triggered conversion cycle has the following steps:

- 1. Verify that the current conversion cycle has ended (ADC\_STATUS=LO, I<sup>2</sup>C register ADC\_READING\_HI)
- 2. Set ADC\_EN=LO
- 3. Configure ADC sampling mode, ALU mode, trigger parameters, etc.
- 4. Set ADC\_EN=HI

After step 4 the ADC is armed, waiting for an external trigger detection to start a conversion cycle. Similarly to the non-triggered mode, the ADC configuration *should not be modified until the current conversion cycle ends*. Note that in the external trigger mode the current cycle does not end if the converter is armed and an external trigger is not detected.

#### **Detecting an External Trigger Event**

An external trigger event is detected when the GPIO3 input has an edge that matches the edge detection programmed in the EDGE bit, at the I<sup>2</sup>C register ADC\_DELAY. The internal ADC trigger can be delayed with respect to the external trigger signal edge. The delay time value is set by the ADC\_DELAY register bits DELAY\_n, and can range from 0  $\mu$ s (no delay) to 750  $\mu$ s. A conversion is started only if the external trigger remains at its active level when the delay time expires, as shown in Figure 49. In a positive-edge detection the active trigger level is HI; in a negative-edge detection the active trigger level is LO.




Figure 49. ADC Conversion Triggerd by GPIO3 Positive Edge Triggered Active Level Hi


#### Executing Multiple Sample Cycles With an External Trigger

When executing conversion cycles that require multiple samples it may be desirable to synchronize the input signal conversion using either an external trigger that has a periodic repetition rate or an external asynchronous trigger that indicates when the external input signal being converted is valid. The TPS65820 has additional operating modes and timing parameters that can be programmed using the I<sup>2</sup>C to configure multiple sample conversion cycles.

In multiple sample cycles the host can select the wait time between samples using the bits WAITn in the ADC\_WAIT register to set the wait time between samples. The wait time is measured between the end of a conversion and the start of a new conversion.



With the default power-up settings (HOLDOFF=LO, ADC\_DELAY register), the TPS65820 executes a multiple sample conversion cycle if the first sample is taken when the trigger is at its active level. Subsequent samples are converted at the end of the wait time, even if the trigger returns to the non-active level. The external trigger level edge is ignored until the current conversion cycle ends.



#### Figure 50. ADC Conversion Triggerd by GPIO3 Positive Edge Triggered Active Level Hi; Holdoff = LC

If the sample conversion needs to be synchronized with an external trigger, during multiple sample conversion cycles, the control bit HOLDOFF should be set to HI. When the holdoff mode is active, the internal trigger starts a sample conversion only if the external trigger was detected and is at its active level at the end of the wait time, as shown in Figure 51.




Figure 51. ADC Conversion Triggerd by GPIO3 Positive Edge-Triggered Active Level HI, Holdoff = HI, Four Sample Cycles

When the multiple sample cycles are executed the host must configure the maximum and minimum limits for the ADC output using registers DLOLIM1, DLOLIM2, DHILIM1 and DHILIM2. A conversion cycle ends if any individual conversion result exceeds the maximum limit value or is below the minimum limit value. When an out of limit conversion is detected an interrupt is sent to the host, and the ADC\_STATUS bit on register ADC READING\_HI is set to DONE.

#### **Continuous Conversion Operation (Repeat Mode)**

The TPS65820 ADC can be set to operate in a continuous conversion mode, with back-to-back conversion cycles executed. The REPEAT mode is targeted at applications where an input is continuously monitored for a period of time, and the host must be informed if the monitored input is out of the range set by I<sup>2</sup>C registers DLOLIM1, DLOLIM2, DHILIM1 and DHILIM2. In REPEAT mode each conversion is started when the ADC trigger (internal or external) is detected, and a new conversion cycle is started when the current conversion cycle ends. All the trigger and sampling modes available for normal conversion cycles are available in repeat mode. Executing I<sup>2</sup>C read operations to get the ADC readings for average, minimum, maximum and last sample values is possible in REPEAT mode. However, this is not a recommended operation, as the REPEAT mode does not generate a DONE status flag making it difficult to synchronize the ADC data reading to the end of a conversion cycle.

The recommended use of the REPEAT mode is :

- 1. Configure the ADC conversion cycle : trigger mode, sample mode, select input signal, etc.
- 2. Configure the HI and LO limits for the ADC readings
- 3. Set the ADC\_DELAY register bit REPEAT to HI
- 4. Toggle ADC\_DELAY register bit ADC\_EN bit from LO to HI

# **TPS65820**

SLVS663B-MAY 2006-REVISED APRIL 2008

**INSTRUMENTS** 

**EXAS** 

 Monitor the INT pin. An interrupt triggered by ADC\_STATUS=LO indicates that the selected input signal is out of range

To exit the continuous mode the host must follow the steps below, if external trigger mode was set :

- 1. Exit external trigger mode
- 2. Set REPEAT bit to LO, effectively terminating the repeat mode. This generates an additional conversion; at the end of this conversion the ADC is ready for a new configuration.
- 3. Set ADC\_EN to LO, after on-going conversion ends

To exit the continuous mode the host must follow the steps below, if internal trigger mode was set :

- 1. Set REPEAT bit to LO, effectively terminating the repeat mode.
- 2. Set ADC\_EN to LO, after on-going conversion ends

### ADC Input Signal Range Setting

The registers DHILIMn and DLOLIMn can be used by the host to set maximum and minimum limits for the DAC engine output. At the end of each conversion the ADC output is checked for the maximum and minimum limits, and a status flag is set if the converted data exceeds the high limit or is under the low limit. In multiple sample operation the converted data range is checked when all programmed samples have been converted.

The host can mask or unmask interrupts caused by the ADC range status bits using the INT\_MASKn registers.



#### **ADC State Machine**

www.ti.com

The ADC state machine with all the trigger and operation modes is shown in Figure 52.




Figure 52. Trigger and Operation Modes for the ADC State Machine

#### **BATTERY DETECTION CIRCUIT**

The ANLG1 pin has an internal current source connected between OUT and ANLG1, which is automatically turned on when the OUT pin voltage exceeds the minimum system voltage set by the SYS\_IN pin external resistive divider. The current levels for ANLG1 pin can be programmed via  $I^2C$  register ADC\_WAIT, bits BATID\_n. An integrated switch discharges the BAT pin to AGND1 when V(ANLG1)> V(OUT) – V<sub>(NOBATID)</sub>, enabling implementation of a battery removal function if an external pack resistor ID is connected between ANLG1 and ground.

The ANLG1 pin may be used to monitor other parameters than a pack ID resistor. When ANLG1 pin is used as a generic ADC analog input V(ANLG1) should never exceed V(OUT) –  $V_{(NOBATID)}$ , to avoid undesired battery discharge caused by activation of the battery pin discharge circuit.

Copyright © 2006–2008, Texas Instruments Incorporated



#### SLVS663B-MAY 2006-REVISED APRIL 2008

# ADC – I<sup>2</sup>C REGISTERS

The I<sup>2</sup>C registers that control ADC-related functions are shown below. The HEX address for each register is shown by the register name, together with the R or W functionality for the register bits. Default, initial power-up values are shown in bold. In the timing equations, replace Bn with 1 for HI state, and 0 for LO state.

		50				50	54	50
	B7	B6	B5	B4	B3	B2	B1	B0
	DDRESS=1E, ALL B	1						
Bit Name	ADC_ENABLE	ADC_REF_EN	CHSEL2_SET	CHSEL1_SET	CHSEL0_SET	READ_MODE2	READ_MODE1	READ_MODE0
Function	ADC ON/OFF CONTROL	ADC REFERENCE SELECTION	ADC	CHANNEL SELEC	CTION	ADC	SAMPLING SET	TINGS
When 0	OFF	Internal	000 = ANLG1	011 = V(TS)	110 = V(OUT)	000 = 1	011 = 16	110 = 128
When 1	ON	External	001 = ANLG2 010 = V(ISET1)	100 = Tj 101 = V(RTC_OUT)	111 = V(BAT) Default = ANLG1	001= 4 010 = 8	100 = 32 101 = 64	111 = 256 <b>Default = 1</b>
ADC READIN	IG_HI, ADDRESS=1	F, BITS B3/B4 R/	W, ALL OTHER E	BITS READ ONLY	,	1		
Bit Name	ADC_STATUS	NOT USED	NOT USED	ADC_READ1	ADC_READ0	D10	D9_MSB	D8
Function	CURRENT CONVERSION STATUS	NOT USED	NOT USED		PUT DATA CTION	ADC AVERAGE CARRYOVER BIT		RSION OUTPUT ITS
When 0	DONE	NOT USED	NOT USED	00=LAST 10 =	= MAXIMUM		VALID ONL	AFTER ADC
When 1	BUSY	NOT USED	NOT USED	01=AVERAGE Default= LAST	11 = MINIMUM			ON ENDS SEE ADING_LO
ADC READIN	IG_LO, ADDRESS=2	20, READ ONLY	I	1	1	1	I	
Bit Name	D7	D6	D5	D4	D3	D2	D1	D0_LSB
Function		ADC CC	NVERSION OUT	PUT BITS, VALID	ONLY AFTER AD	DC CONVERSION	ENDS	
Value						32*2 + B1] * [ VRN • V <sub>RNG(CHn)</sub> in elec		
DHILIM1, AD	DRESS=21, ALL BIT	S R/W						
Bit Name	NOT USED	NOT USED	NOT USED	NOT USED	NOT USED	DHILIM10	DHILIM9	DHILIM8
Function			RESERVED			ADC MAX IN	IPUT LIMIT RANG MSBs)	E SETTING (3
DHILIM2, AD	DRESS=22, ALL BIT	S R/W						
Bit Name	DHILIM7	DHILIM6	DHILIM5	DHILIM4	DHILIM3	DHILIM2	DHILIM1	DHILIM0_LSB
Function			ADC MA	X INPUT LIMIT R	ANGE SETTING (	8 LSBs)		
DLOLIM1, A	DDRESS=23, ALL BI	TS R/W						
Bit Name	NOT USED	NOT USED	NOT USED	NOT USED	NOT USED	DLOLIM10	DLOLIM9	DLOLIM8
Function		L	RESERVED			ADC MIN INPUT	LIMIT RANGE S	ETTING (3 MSBs)
DLOLIM2, AI	DDRESS=24, ALL BI	TS R/W				I		
Bit Name	DLOLIM7	DLOLIM6	DLOLIM5	DLOLIM4	DLOLIM3	DLOLIM2	DLOLIM1	DLOLIM0_LSB
Function		I	ADC MI	N INPUT LIMIT RA	ANGE SETTING (	8 LSBs)	I	I
ADC_DELAY	, ADDRESS=25, AL	L BITS R/W						
Bit Name	ADC_TRG_GPIO3	EDGE _GPIO3	HOLDOFF	REPEAT	Delay_3	Delay_2	Delay_1	Delay_0
Function	USE GPIO3 AS ADC TRIGGER	GPIO3 TRIGGER MODE	ADC HOLDOFF ON/OFF CONTROL	REPEAT MODE ON/OFF	ADC	EXTERNAL TRIC	GGER DELAY SE	TTING
When 0	OFF	Falling Edge	OFF	OFF	t <sub>DLY(TRIG)</sub> = B4*40			nits = μs <b>Default =</b>
When 1	ON	Rising Edge	ON	ON	]	0	μ <b>s</b>	
ADC_WAIT,	ADDRESS=26, ALL	BITS R/W						
Bit Name	ADC_cH2I_D1	ADC_cH2I_D0	BATIDI_D1	BATIDI_D0	WAIT_D3	WAIT_D2	WAIT_D1	WAIT_LSB
Function	ANLG2 PULLUI SOURCE			UP CURRENT E VALUE	ADC SAM	IPLE WAIT TIME,	MULTIPLE SAMF	LES MODE
When 0 When 1	11:60 μΑ, 10:50 μΑ <b>Default</b>		00: WEAK	0 μΑ, 01:10 μΑ, <b>&lt; PULLUP</b> ilt : 00	<b>0000 = 0</b> 0001 = 0.02 0010 = 0.04 0011 = 0.06 Units = ms	0100 = 0.08 0101 = 0.16 0110 = 0.24 0111 = 0.32	1000 = 0.64 1001 = 1.28 1010 = 1.92 1011 = 2.56	1100 = 5.12 1101 = 10.24 1110 = 15.36 1111 = 20.48 <b>Default = 0</b>




### FUNCTIONALITY GUIDE - LED AND PERIPHERAL DRIVERS

WHITE LE	WHITE LED CONSTANT CURRENT DRIVER										
Driver	PWN	Λ	Output	LED Cu	LED Current						
	Duty Cycle Range	# of Steps	Voltage	Іо(Тур)	Max	Acc (%)		Default			
SM3	Off (0%), 0.4% -99.6% Set via I <sup>2</sup> C	256	5 V–25 V	Set by external resistor	25 mA	25	80	Off (0%)			

OPEN DRAI	N PWM DRIVERS					
Driver	PWM Freq (kHz)	PW	M Duty Cycle	lo(max)	Power Up Default	
		Range	# of Steps	Min Step	mA	
PWM	0.5/1/1.5/2/3/ 4.5/7.8/15.6 Set via I <sup>2</sup> C	Off (0%), 6.25% to 100 Set via I <sup>2</sup> C	8	6.25%	150	Off(0%)
LED_PWM	15.625 or 23.4 , set via $I^2C$	Off(0%), 0.4% to 99.6% Set via I <sup>2</sup> C	256	0.4%	150	Off (0%)

#### **RGB OPEN DRAIN LED DRIVER**

Driver	Flash Peri	iod (same	e for RGB)	Flash On time (same for RGB)		Brightness (Individual R/G/B Control)			lo mA	Power Up Default	
	Range	# of Steps	Min Step	Range	# of Steps	Min Step	Duty (%)	# of Steps	Min Steps		
RED, GREEN, BLUE	No flash, or 1–8 s Set via I <sup>2</sup> C	16	0.5 s	0.1–0.6 s Set via I <sup>2</sup> C	8	0.1 s	Off (0%), 3.125 to 96.87 Set via I <sup>2</sup> C	32	3.125%	0/4/8/12	Flash Off, 0 mA, 0% brightness duty cycle



### Figure 53. Required External Components, Recommended Values, External Connections



### WHITE LED CONSTANT CURRENT DRIVER

The TPS65820 has an integrated boost converter (SM3) that is optimized to drive white LEDs connected in a series configuration. Up to six series white LEDs can be driven, with programmable current and duty cycle adjustable via a dedicated I<sup>2</sup>C register.

The SM3 boost converter (SM3) has a 30-V, 500-mA, low-side integrated power stage switch that drives the external inductor. Another integrated 30-V, 25-mA switch (LED switch) is used to modulate the brightness of the external white LEDs. A simplified block diagram is shown in Figure 54




Figure 54. Simplified Block Diagram

The SM3 converter operates like a standard boost converter. The LED current is defined by the value of the external resistor  $R_{FB3}$ , connected from pin FB3 to AGND1. The integrated power stage switch control monitors the LED switch current (FB3) and the integrated power stage switch current, implementing a topology that effectively regulates the LED current independently of the input voltage and number of LEDs connected. The high voltage rating of the integrated switches enables driving up to six white LEDs, connected in a series configuration.

The internal LED switch, in series with the external LEDs, disconnects the LEDs from ground during shutdown. In addition, the LED switch is driven by a PWM signal that sets the duty cycle, enabling adjustment to the average LED current by modifying the settings of the I<sup>2</sup>C register SM3\_SET. With this control method, the LED brightness depends on the LED switch duty cycle only, and is independent of the PWM control signal.

The duty cycle control used in the SM3 converter LED switch is implemented by generating a burst of high frequency pulses, with a pattern that is repeated periodically. For a duty cycle of 50%, all of the high frequency pulses have a 50% duty cycle. The duty cycle control sets individual pulses to 100% duty cycle when increasing the LED\_PWM output duty cycle; for decreasing LED\_PWM output duty cycles, individual pulses are set to 0% duty cycle. An example of distinct duty cycles is shown in Figure 55, the sum of the individual pulses on/off time over the repetition period are equivalent to the duty cycle obtained with traditional single-pulse duty cycle circuits.

SLVS663B-MAY 2006-REVISED APRIL 2008




Figure 55. Example of Distinct Duty Cycles

The repetition period can be set using the register SOFT\_RESET control bit SM3\_LF\_OSC to either 180 Hz (HI) or 122 Hz (LO). Each repetition period has a total of 256 pulses, enabling a resolution of 0.4% when programming the duty cycle.

#### SM3 Control Logic Overview

The SM3 boost converter operates in a pulse frequency modulation (PFM) scheme with constant peak current control. This control scheme maintains high efficiency over the entire load current range and enables the use of small external components, as the switching frequency can reach up to 1 MHz depending on the load conditions. The LED current ripple is defined by the external inductor size.

The converter monitors the sense voltage at pin FB3, and turns on the integrated power stage switch when  $V_{(FB3)}$  is below the 250-mV (typ) internal reference voltage and the LED Switch is ON, starting a new cycle. The integrated power switch turns off when the inductor current reaches the internal 500-mA (typ) peak current limit, or if the switch is on for a period longer than the maximum on-time of 6  $\mu$ s (typ). The integrated power switch also turns off when the LED switch is set to OFF. As the integrated power switch is turned off, the external Schottky diode is forward biased, delivering the stored inductor energy to the output. The main switch remains off until the FB3 pin voltage is below the internal 250-mV reference voltage and the LED switch is turned ON, when it is turned on again.

This PFM peak current control scheme sets the converter in discontinuous conduction mode (DCM), and the switching frequency depends on the inductor, input/output voltage and LED current. Lower LED currents reduce the switching frequency, with high efficiency over the entire LED current range. This regulation scheme is inherently stable, allowing a wide range for the selection of the inductor and output capacitor.

#### Peak Current Control (Boost Converter)

The SM3 integrated power stage switch is turned on until the inductor current reaches the DC current limit  $I_{MAX(L3)}$  (500 mA, typ). Due to internal delays, typically around 100 ns, the actual current exceeds the DC current limit threshold by a small amount. The typical peak current limit can be calculated as shown in Equation 8

$$I_{P(typ)} = I_{MAX(L3)} + \frac{V(OUT)}{L} \times 100 \text{ ns, or}: I_{P(typ)} = 500 \text{ mA} + \frac{V(OUT)}{L} \times 100 \text{ ns}$$
 (8)

The current overshoot is directly proportional to the input voltage, and inversely proportional to the inductor value.

#### Soft Start

All inductive step-up converters exhibit high in-rush current during start-up. If no special precautions are taken, voltage drops can be observed at the input supply rail during start-up, with unpredictable results in the overall system operation.

The SM3 boost converter limits the inrush current during start-up by increasing the current limit in three steps:

- 1. 125 mA (typ),
- 2. 250 mA (typ) and
- 3. 500 mA (typ)

The two initial steps (125 mA and 250 mA) are active for 256 power stage switching cycles.



#### Enabling the SM3 Converter

The SM3\_SET I<sup>2</sup>C register controls the SM3 LED switch duty cycle. If the register is set to all zeros SM3 is set to OFF mode. When the host writes a value other than 00 in SM3\_SET the SM3 converter is enabled, entering the soft start phase and then normal operation. The SM3 converter can operate with duty cycles varying from 0.4% to 99.6%, with LED switch frequencies of 122 Hz or 180 Hz. The LED switch operating frequency is set by bit SM3\_LF, in the SOFT\_RESET register.

#### **Overvoltage Protection**

The output voltage of the boost converter is sensed at pin SM3, and the integrated power stage switch is turned OFF when V(SM3) exceeds the internal overvoltage threshold  $V_{OVP3}$ . The converter returns to normal operation when V(SM3) <  $V_{OVP3} - V_{HYS(OVP3)}$ .

#### **Undervoltage Lockout Operation**

When the TPS65820 enters the UVLO mode, the SM3 converter is set to OFF mode with the power stage MOSFET switch and the LED switch open (off).

#### Thermal Shutdown Operation

When the TPS65820 enters the thermal shutdown mode, the SM3 converter is set to OFF mode with the power stage MOSFET switch and the LED switch open (off).

#### **PWM DRIVERS**

#### **PWM Pin Driver**

The TPS65820 offers one low-frequency, open-drain PWM driver, capable of driving up to 150 mA. The PWM frequency and duty cycle are defined by the PWM  $I^2C$  register settings. The PWM parameters are set in  $I^2C$  register PWM. Available frequency values range from 500 Hz to 15 kHz, with 8 frequency values and 16 duty cycle options (6.25% each).

#### LED\_PWM Pin Driver

The TPS65820 has another PWM driver output (pin LED\_PWM), which is optimized to drive a backlight LED. The LED\_PWM driver controls the external LED current intensity using a pulse-width control method, with duty cycle being set by the I<sup>2</sup>C register LED\_PWM.

The pulse width method implemented generates a burst of high frequency pulses, with a pattern that is repeated periodically. For a duty cycle of 50%, all of the high -frequency pulses have a 50% duty cycle. The duty cycle control sets individual pulses to 100% duty cycle when increasing the LED\_PWM output duty cycle; for decreasing LED\_PWM output duty cycles individual pulses are set to 0% duty cycle. An example of distinct duty cycles is shown in Figure 56; the sum of the individual pulses on/off time over the repetition period is equivalent to the duty cycle obtained with traditional single-pulse duty cycle circuits.




Figure 56. Example of Distinct Duty Cycles

The repetition period can be set using the register SOFT\_RESET control bit SM3\_LF\_OSC to either 183 Hz (HI) or 122 Hz (LO). Each repetition period has a total of 256 pulses, enabling a resolution of 0.4% when programming the duty cycle. The LED\_SET register enables control of the duty cycle via I<sup>2</sup>C, with duty cycle ranging from 0.4% to 99.6%. Setting the LED\_SET register to all zeros forces the LED\_PWM pin to 0% duty cycle (OFF).



#### **RGB** Driver

The TPS65820 has a dedicated driver for an RGB external LED. Three outputs are available (pins RED, GREEN, BLUE), with common settings for operation mode (flash on/off, flash period, flash on time), LED current and phase delay between outputs. The TPS65820 RGB driver continually flashes the external LEDs connected to the RED, GREEN and BLUE pins using the flash operation parameters defined in register RGB\_FLASH.

The currents for the external LEDs can be programmed via  $I^2C$ , and external resistors are not required to limit the LED current. However, they can be added to set the LED current if the available  $I^2C$  values are not compatible with the current application, as shown in the circuit below:




Figure 57. Limiting the External LED Current

The flashing-mode parameters defined in register RGB\_FLASH enable setting the flashing period from 1 to 8 seconds in 0.5-s steps, or to continuous operation. Flashing operation is enabled by setting the FLASH\_EN bit in register RGB\_FLASH to HI. This bit must be set HI to enable the RGB current-sink channels.

Each driver has an individual duty cycle control. The duty cycle modulation method used is similar to the PWM\_LED duty cycle control, with high frequency pulses being generated when the driver (RED, GREEN, or BLUE pins) is ON. The repetition period for the RGB drivers has a total of 32 pulses, enabling a 3.125% resolution when programming the individual RED, GREEN and BLUE drivers duty cycles. The duty cycles for each driver can be set individually using control bits on registers RGB\_RED, RGB\_GREEN and RGB\_BLUE.

The RGB drivers can be programmed to sink 4, 8, or 12 mA, with no external current limiting resistor.

# White LED, PWM Drivers — $\rm I^2C$ Registers

The I<sup>2</sup>C registers that control LED AND PWM driver related functions are shown below. The HEX address for each register is shown by the register name, together with the R or W functionality for the register bits. Shaded values indicate default initial power-up values. In the equations replace Bn with 1 for HI state, and 0 for LO state.

	B7	B6	B5	B4	B3	B2	B1	B0
SM3_SET, AD	DRESS=16, ALL B	ITS R/W	L			L		
Bit Name	SM3_I7 set	SM3_I6 set	SM3_I5 set	SM3_I4 set	SM3_I3 set	SM3_I2 set	SM3_I1 set	SM3_I0 set
Function		I		SM3 DUTY CY	CLE CONTROL		•	L
Value			See Table 1	3 for SM3 duty cy	cle settings, defau	lt = 0 (OFF)		
RGB_FLASH,	ADDRESS= 17, AL	L BITS R/W						
Bit Name	FLASH_EN	FLASH_ON2	FLASH_ON1	FLASH_ON0	FLASH_PER3	FLASH_PER2	FLASH_PER1	FLASH_PERG
Function	FLASH MODE ON/OFF CTRL	FL/	ASH MODE ON T	IME		FLASH MO	DE PERIOD	
When 0	OFF	See Table 14 for	RGB ON TIME s	ettings, <b>default =</b>	See Ta	ble 14 for RGB FL	ASH settings, def	ault = 1
When 1	ON	-	0.1					
RGB_RED, AD	DRESS=18, ALL E	BITS R/W						
Bit Name	RGB_ISET1	RGB_ISET0	PHASE	PWMR_D4	PWMR_D3	PWMR_D2	PWMR_D1	PWMR_D0
Function	RGB LED CURF	RENT SETTINGS	PHASE CONTROL		REG DRIV	ER DUTY CYCLE	CONTROL	
When 0		10 = 8 mA 11 = 12 mA	GREEN out of Φ with RED and BLUE	S	See Table 14 for R	GB_RED DUTY s	ettings, <b>default =</b>	0
When 1			BLUE out of Φ with RED and GREEN	•				
RGB_GREEN,	ADDRESS=19, AL	L BITS R/W						
Bit Name	NOT USED	NOT USED	NOT USED	PWMG_D4	PWMG_D3	PWMG_D2	PWMG_D1	PWMG_D0
Function	NOT USED	NOT USED	NOT USED		GREEN DRI	VER DUTY CYCL	E CONTROL	
Value	NOT USED	NOT USED	NOT USED	Se	e Table 14 for RG	B_GREEN DUTY	settings, default	= 0
RGB_BLUE, A	DDRESS=1A, ALL	BITS R/W						
Bit Name	NOT USED	NOT USED	NOT USED	PWMB_D4	PWMB_D3	PWMB_D2	PWMB_D1	PWMB_D0
Function	NOT USED	NOT USED	NOT USED		BLUE DRIV	ER DUTY CYCLE	CONTROL	
Value	NOT USED	NOT USED	NOT USED	S	ee Table 14 for R	GB_BLUE DUTY	settings, default =	0
PWM, ADDRES	SS=1D, ALL BITS	R/W						
Bit Name	PWM_EN	PWM1_F2	PWM_F1	PWM_F0	PWM_D3	PWM_D2	PWM_D1	PWM_D0
Function	PWM ON/OFF CONTROL	PWM DRIV	ER FREQUENCY	SETTINGS	PV	VM DRIVER DUT	Y CYCLE SETTIN	GS
When 0	Disabled	000 = 15.6 kHz		110 = 1 kHz	See Table	15 for PWM DUT	Y settings, defau	t = 0.0625
When 1	Enabled	001 = 7.8 kHz 010 = 4.5 kHz	100 = 2 kHz 101 = 1.5 kHz	111 = 500 Hz Default = 15.6 kHz				
LED_PWM, AD	DRESS=27, ALL E	BITS R/W						
Bit Name	LPWM_7 set	LPWM_6 set	LPWM_5 set	LPWM_4 set	LPWM_3 set	LPWM_2 set	LPWM_1 set	LPWM_0 set
Function		1	LED_	PWM DRIVER DU	JTY CYCLE CON	TROL		1
Value			See Table 13	for LED PWM DU	JTY settings, defa	ult = 0 (OFF)		

# **TPS65820**



SLVS663B-MAY 2006-REVISED APRIL 2008

				Table 1	3. SM3	and	LED_PWI	M Duty	Cycle	e Settings	5			
Dec	B7-B0	Dcpu	Dec	B7–B0	Dcpu	Dec	B7–B0	Dcpu	Dec	B7–B0	Dcpu	Dec	B7–B0	Dcpu
0	0000 0000	-	52	0011 0100	0.203	104	0110 1000	0.406	156	1001 1100	0.609	208	1101 0000	0.813
1	0000 0001	0.004	53	0011 0101	0.207	105	0110 1001	0.410	157	1001 1101	0.613	209	1101 0001	0.816
2	0000 0010	0.008	54	0011 0110	0.211	106	0110 1010	0.414	158	1001 1110	0.617	210	1101 0010	0.820
3	0000 0011	0.012	55	0011 0111	0.215	107	0110 1011	0.418	159	1001 1111	0.621	211	1101 0011	0.824
4	0000 0100	0.016	56	0011 1000	0.219	108	0110 1100	0.422	160	1010 0000	0.625	212	1101 0100	0.828
5	0000 0101	0.020	57	0011 1001	0.223	109	0110 1101	0.426	161	1010 0001	0.629	213	1101 0101	0.832
6	0000 0110	0.023	58	0011 1010	0.227	110	0110 1110	0.430	162	1010 0010	0.633	214	1101 0110	0.836
7	0000 0111	0.027	59	0011 1011	0.230	111	0110 1111	0.434	163	1010 0011	0.637	215	1101 0111	0.840
8	0000 1000	0.031	60	0011 1100	0.234	112	0111 0000	0.438	164	1010 0100	0.641	216	1101 1000	0.844
9	0000 1001	0.035	61	0011 1101	0.238	113	0111 0001	0.441	165	1010 0101	0.645	217	1101 1001	0.848
10	0000 1010	0.039	62	0011 1110	0.242	114	0111 0010	0.445	166	1010 0110	0.648	218	1101 1010	0.852
11	0000 1011	0.043	63	0011 1111	0.246	115	0111 0011	0.449	167	1010 0111	0.652	219	1101 1011	0.855
12	0000 1100	0.047	64	0100 0000	0.250	116	0111 0100	0.453	168	1010 1000	0.656	220	1101 1100	0.859
13	0000 1101	0.051	65	0100 0001	0.254	117	0111 0101	0.457	169	1010 1001	0.660	221	1101 1101	0.863
14	0000 1110	0.055	66	0100 0010	0.258	118	0111 0110	0.461	170	1010 1010	0.664	222	1101 1110	0.867
15	0000 1111	0.059	67	0100 0011	0.262	119	0111 0111	0.465	171	1010 1011	0.668	223	1101 1111	0.871
16	0001 0000	0.063	68	0100 0100	0.266	120	0111 1000	0.469	172	1010 1100	0.672	224	1110 0000	0.875
17	0001 0001	0.066	69	0100 0101	0.270	121	0111 1001	0.473	173	1010 1101	0.676	225	1110 0001	0.879
18	0001 0010	0.070	70	0100 0110	0.273	122	0111 1010	0.477	174	1010 1110	0.680	226	1110 0010	0.883
19	0001 0011	0.074	71	0100 0111	0.277	123	0111 1011	0.480	175	1010 1111	0.684	227	1110 0011	0.887
20	0001 0100	0.078	72	0100 1000	0.281	124	0111 1100	0.484	176	1011 0000	0.688	228	1110 0100	0.891
21	0001 0101	0.082	73	0100 1001	0.285	125	0111 1101	0.488	177	1011 0001	0.691	229	1110 0101	0.895
22	0001 0101	0.086	74	0100 1001	0.289	125	0111 1110	0.492	178	1011 0001	0.695	230	1110 0101	0.898
23	0001 0110	0.090	75	0100 1010	0.293	120	0111 1111	0.496	179	1011 0010	0.699	230	1110 0110	0.902
23	0001 0111	0.090	76	0100 1011	0.293	127	1000 0000	0.490	180	1011 0100	0.703	231	1110 1000	0.902
24	0001 1000	0.094	70	0100 1100	0.301	120	1000 0000	0.504	181	1011 0100	0.703	232	1110 1000	0.900
26	0001 1001	0.102	78	0100 1101	0.305	130	1000 0001	0.508	182	1011 0101	0.711	233	1110 1001	0.910
20	0001 1010	0.102	79	0100 1110	0.309	130	1000 0010	0.508	183	1011 0110	0.715	234	1110 1010	0.914
27	0001 1011	0.109	80	0100 1111	0.309	132	1000 0011	0.512	184	1011 1000	0.719	235	1110 1011	0.918
20	0001 1100	0.109	81	0101 0000	0.315	132	1000 0100	0.520	185	1011 1000	0.713	230	1110 1100	0.922
30	0001 1101	0.113	82	0101 0001	0.310	133	1000 0101	0.520	186	1011 1001		237	1110 1101	0.920
											0.727			
31	0001 1111	0.121	83	0101 0011	0.324	135	1000 0111	0.527	187	1011 1011	0.730	239	1110 1111	0.934
32	0010 0000	0.125	84	0101 0100	0.328	136		0.531	188	1011 1100	0.734	240	1111 0000	0.938
33	0010 0001	0.129	85	0101 0101	0.332	137	1000 1001	0.535	189 190	1011 1101	0.738	241	1111 0001	0.941 0.945
34	0010 0010	0.133	86 87	0101 0110	0.336	138 139	1000 1010 1000 1011	0.539	190	1011 1110	0.742	242 243	1111 0010	
35	0010 0011	0.137		0101 0111	0.340			0.543			0.746		1111 0011	0.949
36	0010 0100	0.141	88	0101 1000	0.344	140	1000 1100	0.547	192	1100 0000	0.750	244	1111 0100	0.953
37	0010 0101	0.145	89	0101 1001	0.348	141	1000 1101	0.551	193	1100 0001	0.754	245	1111 0101	0.957
38	0010 0110	0.148	90	0101 1010	0.352	142	1000 1110	0.555	194	1100 0010	0.758	246	1111 0110	0.961
39	0010 0111	0.152	91	0101 1011	0.355	143	1000 1111	0.559	195	1100 0011	0.762	247	1111 0111	0.965
40	0010 1000	0.156	92	0101 1100	0.359	144	1001 0000	0.563	196	1100 0100	0.766	248	1111 1000	0.969
41	0010 1001	0.160	93	0101 1101	0.363	145	1001 0001	0.566	197	1100 0101	0.770	249	1111 1001	0.973
42	0010 1010	0.164	94	0101 1110	0.367	146	1001 0010	0.570	198	1100 0110	0.773	250	1111 1010	0.977
43	0010 1011	0.168	95	0101 1111	0.371	147	1001 0011	0.574	199	1100 0111	0.777	251	1111 1011	0.980
44	0010 1100	0.172	96	0110 0000	0.375	148	1001 0100	0.578	200	1100 1000	0.781	252	1111 1100	0.984
45	0010 1101	0.176	97	0110 0001	0.379	149	1001 0101	0.582	201	1100 1001	0.785	253	1111 1101	0.988
46	0010 1110	0.180	98	0110 0010	0.383	150	1001 0110	0.586	202	1100 1010	0.789	254	1111 1110	0.992
47	0010 1111	0.184	99	0110 0011	0.387	151	1001 0111	0.590	203	1100 1011	0.793	255	1111 1111	0.996
48	0011 0000	0.188	100	0110 0100	0.391	152	1001 1000	0.594	204	1100 1100	0.797			
49	0011 0001	0.191	101	0110 0101	0.395	153	1001 1001	0.598	205	1100 1101	0.801			
50	0011 0010	0.195	102	0110 0110	0.398	154	1001 1010	0.602	206	1100 1110	0.805			
51	0011 0011	0.199	103	0110 0111	0.402	155	1001 1011	0.605	207	1100 1111	0.809			



www.ti.com

				Idolo		D Duty Cycle				
RGB_D4	RGB_D3	RGB_D2	RGB_D1	RGB_D0	DC(%)	FLASH_PER3	FLASH_PER2	FLASH_PER1	FLASH_PER0	P(s)
0	0	0	0	0	0.00	0	0	0	0	1
0	0	0	0	1	3.23	0	0	0	1	1.5
0	0	0	1	0	6.45	0	0	1	0	2
0	0	0	1	1	9.68	0	0	1	1	2.5
0	0	1	0	0	12.90	0	1	0	0	3
0	0	1	0	1	16.13	0	1	0	1	3.5
0	0	1	1	0	19.35	0	1	1	0	4
0	0	1	1	1	22.58	0	1	1	1	4.5
0	1	0	0	0	25.80	1	0	0	0	5
0	1	0	0	1	29.03	1	0	0	1	5.5
0	1	0	1	0	32.25	1	0	1	0	6
0	1	0	1	1	35.48	1	0	1	1	6.5
0	1	1	0	0	38.70	1	1	0	0	7
0	1	1	0	1	41.93	1	1	0	1	7.5
0	1	1	1	0	45.15	1	1	1	0	8
0	1	1	1	1	48.38	1	1	1	1	Continuous
1	0	0	0	0	51.60					
1	0	0	0	1	54.83					
1	0	0	1	0	58.05		FLASH_ON2	FLASH_ON1	FLASH_ON0	ON_TIME (s)
1	0	0	1	1	61.23		0	0	0	0.1
1	0	1	0	0	64.50		0	0	1	0.15
1	0	1	0	1	67.73		0	1	0	0.2
1	0	1	1	0	70.95		0	1	1	0.25
1	0	1	1	1	74.18		1	0	0	0.3
1	1	0	0	0	77.40		1	0	1	0.4
1	1	0	0	1	80.63		1	1	0	0.5
1	1	0	1	0	83.85		1	1	1	0.6
1	1	0	1	1	87.08					
1	1	1	0	0	90.30					
1	1	1	0	1	93.53					
1	1	1	1	0	96.75					
1	1	1	1	1	99.98					

#### Table 14. RGB Duty Cycle Control Settings

# TPS65820



www.ti.com

SLVS663B-MAY 2006-REVISED APRIL 2008

		Table 1:	5. PWW Fre	quency and	Duty Cycle	Settings		
	PWM FREQU	IENCY TABLE			PW	M_D DUTY CY	CLE	
PWM_F2	PWM_F1	PWM_F0	f (Hz)	PWM2_D3	PWM2_D2	PWM2_D1	PWM2_D0	D_cycle (pu)
0	0	0	15,600	0	0	0	0	0.0625
0	0	1	7,800	0	0	0	1	0.125
0	1	0	4,500	0	0	1	0	0.1875
0	1	1	3,000	0	0	1	1	0.25
1	0	0	2,000	0	1	0	0	0.3125
1	0	1	1,500	0	1	0	1	0.375
1	1	0	1,000	0	1	1	0	0.4375
1	1	1	500	0	1	1	1	0.5
				1	0	0	0	0.5625
				1	0	0	1	0.625
				1	0	1	0	0.6875
				1	0	1	1	0.75
				1	1	0	0	0.8125
				1	1	0	1	0.875
				1	1	1	0	0.9375
				1	1	1	1	1

# Table 15. PWM Frequency and Duty Cycle Settings


www.ti.com

INSTRUMENTS

Texas

### FUNCTIONALITY GUIDE – GENERAL PURPOSE INPUTS/OUTPUTS

CONFIGURED AS O	UTPUT	C	ONFIGURED AS INPUT		POWER-UP
OUTPUT LEVEL	lo(max) mA	A/D CO	NVERSION START TRIG	GER	DEFAULT
HI or LO at output set via I <sup>2</sup> C	5	Falling	or rising edge selected vi	a I <sup>2</sup> C	Input, no mode selected
GPIO2 FUNCTIONS					
CONFIGURED AS O	UTPUT	C	ONFIGURED AS INPUT		POWER-UP
OUTPUT LEVEL	lo(max) mA	HOST INTERRUPT REQUEST	SM2	ENABLE	DEFAULT
HI or LO at output set via I <sup>2</sup> C	5	Set $\overline{INT}$ pin to LO via I <sup>2</sup> C when GPIO2 pin edge is detected. Rising or falling edge detection selected via I <sup>2</sup> C	GPIO2 level sets SM2 c GPIO2 pin level (HI select	Input, no mode selected	
		The host interrupt request and and they shou	SM2 enable GPIO2 func Ild NOT be configured sim		
GPIO1 FUNCTIONS					
CONFIGURED AS O	UTPUT	C	ONFIGURED AS INPUT		POWER-UP
OUTPUT LEVEL	lo(max) mA	HOST INTERRUPT REQUEST	SM1 ENABLE	SM1 AND SM2 STANDBY CONTROL	DEFAULT
HI or LO at output set via I <sup>2</sup> C	5	Set INT pin to LO via I <sup>2</sup> C when GPIO1 pin edge is detected. Rising or falling edge detection set via I <sup>2</sup> C	GPIO1 level sets SM1 converter ON/OFF operation. GPIO2 pin level (HI or LO) for ON operation set via I <sup>2</sup> C	GPIO1 level sets SM2 and SM1 converters in standby mode. GPIO1 pin level (HI or LO) for standby mode set selected via I <sup>2</sup> C	Input, no mode selected
		The host interrupt request, functions are mutually exclusiv			



#### Figure 58. Required External Components, Recommended Values, External Connections



### General Purpose I/Os — GPIO 1, 2, 3

The TPS65820 integrates 3 general purpose open drain ports (GPIOs) that can be configured as selectable inputs or outputs. When configured as outputs the output level can be set to LO or HI via  $I^2C$  commands. When the GPIOs are configured as inputs the action to be taken when a transition or HI/LO level is detected at the GPIO pin is selectable via  $I^2C$ .

When configured as inputs the GPIOs can be set in the following modes:

- 1. Interrupt request: In this mode of operation, a transition at the GPIO pin generates an interrupt request at the interrupt controller. The GPIO interrupt request can be masked at the INT\_MASK register. This operation mode is available for GPIOs 1 and 2.
- SM1 and SM2 control: The GPIOs can be used to turn the converters SM1 and SM2 ON/OFF, as well as setting them in standby mode. This control mode is available for GPIO1 (SM1 on/off and SM1/SM2 standby) and GPIO2 (SM2 on/off control).
- 3. ADC trigger : GPIO3 can be configured as an external ADC trigger. The GPIO3 trigger configuration bit is located at the ADC register ADC\_DELAY.

#### **GPIOs Input Level Configuration**


When using I<sup>2</sup>C commands, the GPIO1 and GPIO2 pins can be configured as logic output signals or as level-controlled inputs which enables (or disables) the switch mode converters SM1 and/or SM2. These pins may also be configured as rising- or falling-edge-triggered inputs to externally control the generation of an interrupt signal (INT), if desired.

The GPIO3 pin may be used as an external trigger source to start an A/D conversion cycle or as a logic output.

See Figure 59 for a description of the logic used for GPIO1 and GPIO2 inputs when configured for edge-triggered interrupt generation. The signal from the GPIO pin input is double-latched before being sent to the interrupt contoller logic. The inversion of the Q output from the first flip-flop must be HI to allow the output latch to be cleared when a READ command occurs. On the initial edge of the GPIO signal, the Q output of the flip-flop is set (HI). The INT line is asserted (LO) after the initial selected edge from the GPIO pin. On the next falling (or rising) edge of the GPIO pin, the interrupt can again be cleared (which allows the INT pin to go back high). The INT signal is cleared (set back HI) after an I<sup>2</sup>C READ operation is performed.

Thus, two successive edges of the GPIO signal, followed by an I<sup>2</sup>C READ command, are required to clear the INT pin output. If no I<sup>2</sup>C READ commands occur, repeatedly applying edges to the GPIO pin does not toggle the state of the INT pin output.

In addition to an I<sup>2</sup>C READ command after two GPIO edges, a UVLO event or reconfiguration of the GPIO pins as outputs also de-asserts the INT signal.



SLVS663B-MAY 2006-REVISED APRIL 2008

# Function Implementation: I<sup>2</sup>C Commands Versus GPIO Commands

Some of the GPIO SM1/SM2 control functions overlap  $I^2C$  register control functions. Table 16 describes the TPS65820 action when the GPIO's command and  $I^2C$  registers commands are not compatible with each other.

# Table 16. GPIO Commands and I<sup>2</sup>C Registers Commands

SM1 AND SM2 ON/OFF I <sup>2</sup> C COMMAND	GPIO COMMAND	SM1 OR SM2 MODE SET		
CONVERTER DISABLED	DON'T CARE	DISABLED		
CONVERTER ENABLED	CONVERTER ENABLED	ENABLED		
DON'T CARE	CONVERTER DISABLED	DISABLED		
SM1 AND SM2 STANDBY I <sup>2</sup> C COMMAND	GPIO COMMAND	SM1 OR SM2 MODE SET		
DO NOT SET STANDBY	DON'T CARE	NORMAL		
SET STANDBY	SET STANDBY	STANDBY		
DON'T CARE	DO NOT SET STANDBY	NORMAL		

#### **GPIO Configuration Table**

Table 17 describes the I<sup>2</sup>C register settings required to program the available GPIO modes.

GPIO MODE	I <sup>2</sup> C REGISTERS	I <sup>2</sup> C REGISTER BIT SETTING	ADDITIONAL DETAILS
GPIO3 = OUTPUT	GPIO3	GPIO3I/O=HI AND GPIO3OUT=HI	GPIO3 PIN SET TO HIGH IMPEDANCE MODE
		GPIO3I/O=HI AND GPIO3OUT=LO	V(GPIO3) = V <sub>OL</sub>
GPIO3 =INPUT ADC CONVERSION	GPIO3 AND ADC_DELAY	GPIO3I/O=LO AND ADC_TRG_GPIO3=HI AND EDGE_GPIO3=HI	GPIO3 pin rising edge triggers ADC conversion
START TRIGGER		GPIO3I/O=LO AND ADC_TRG_GPIO3=HI AND EDGE_GPIO3=LO	GPIO3 pin falling edge triggers ADC conversion
GPIO2 = OUTPUT	GPIO12	GPIO2I/O=HI AND GPIO2OUT=HI	GPIO2 PIN SET TO HIGH IMPEDANCE MODE
		GPIO2I/O=HI AND GPIO2OUT=LO	$V(GPIO2) \le V_{OL}$
GPIO2=INPUT, HOST INTERRUPT	GPIO12 AND GPIO3	GPIO2I/O=LO <b>AND</b> GPIO2INT=HI <b>AND</b> GPIO2LVL=HI <b>AND</b> GPIO2SM2=LO	$\overline{\text{INT}} \text{ pin HI} \rightarrow \text{LO} \rightarrow \text{HI}$ at V(GPIO2) falling edge
REQUEST		GPIO2I/O=LO <b>AND</b> GPIO2INT=HI <b>AND</b> GPIO2LVL=HI <b>AND</b> GPIO2SM2=LO	INT pin HI $\rightarrow$ LO $\rightarrow$ HI at V(GPIO2) rising edge
GPIO2=INPUT, SM2 ENABLE	GPIO12 AND GPIO3	GPIO2I/O=LO AND GPIO2INT=LO AND GPIO2LVL=HI AND GPIO2SM2=HI	SM2 converter ON at V(GPIO2)=HI
		GPIO2I/O=LO <b>AND</b> GPIO2INT=LO <b>AND</b> GPIO2LVL=LO <b>AND</b> GPIO2SM2=HI	SM2 converter ON at V(GPIO2)=LO
GPIO1 = OUTPUT	GPIO12	GPIO1I/O=HI AND GPIO1OUT=HI	GPIO1 PIN SET TO HIGH IMPEDANCE MODE
		GPIO1I/O=HI AND GPIO1OUT=LO	V(GPIO1) ≤ V <sub>OL</sub>
GPIO1=INPUT, HOST INTERRUPT REQUEST	GPIO12 AND GPIO3	GPIO1I/O=LO AND GPIO1INT=HI <b>AND</b> GPIO1LVL=HI <b>AND</b> GPIO1SM1=LO <b>AND</b> GPIO1SMSBY=LO	INT pin HI→LO→HI at V(GPIO1) falling edge
		GPIO1I/O=LO AND GPIO1INT=HI AND GPIO1LVL=LO AND GPIO1SM1=LO AND GPIO1SMSBY=LO	INT pin HI→LO→HI at V(GPIO1) rising edge
GPIO1=INPUT, SM1 ENABLE	GPIO12 <b>AND</b> GPIO3	GPIO1I/O=LO AND GPIO1INT=LO AND GPIO1LVL=HI AND GPIO1SM1=HI AND GPIO1SMSBY=LO	SM1 converter ON at V(GPIO1)=HI
		GPIO1I/O=LO <b>AND</b> GPIO1INT=LO <b>AND</b> GPIO1LVL=LO <b>AND</b> GPIO1SM1=HI <b>AND</b> GPIO1SMSBY=LO	SM1 converter ON at V(GPIO1)=LO

#### Table 17. Recommended GPIO Configuration Procedure

www.ti.com

	Table 11: Recommended of to comiguration Procedure (continued)						
GPIO MODE	I <sup>2</sup> C REGISTERS	I <sup>2</sup> C REGISTER BIT SETTING	ADDITIONAL DETAILS				
GPIO1=INPUT, SM1/SM2 STANDBY CONTROL	GPIO12 AND GPIO3	GPIO1I/O=LO AND GPIO1INT=LO AND GPIO1LVL=HI AND GPIO1SM1=LO AND GPIO1SMSBY=HI	SM1/SM2 converter standby set at V(GPIO1) = HI				
		GPIO1I/O=LO <b>AND</b> GPIO1INT=LO <b>AND</b> GPIO1LVL=LO <b>AND</b> GPIO1SM1=LO <b>AND</b> GPIO1SMSBY=HI	SM1/SM2 converter standby set at V(GPIO1) = LO				

#### Table 17. Recommended GPIO Configuration Procedure (continued)

# $GPIOs - I^2C$ Registers

The I<sup>2</sup>C registers that control GPIO-related functions are shown below. The HEX address for each register is shown by the register name, together with the R or W functionality for the register bits. Shaded values indicate default initial power-up values.

	B7	B6	B5	B4	B3	B2	B1	B0
GPIO12, ADDR	ESS=1B, ALL BIT	S R/W						
Bit Name	GPIO2I/O	GPIO1I/O	GPIO2OUT	GPI010UT	GPIO2LVL	GPIO1LVL	GPIO1SMSBY	GPIO1SM1
Function	GPIO2 MODE	GPIO1 MODE	SET GPIO2 LEVEL (OUTPUT ONLY)	SET GPIO1 LEVEL (OUTPUT ONLY)	GPIO2 EDGE AND LEVEL DETECTION	GPIO1 EDGE AND LEVEL DETECTION	GPIO 1 CONTROLS SM1 AND SM2 STANDBY ON/OFF	GPIO1 CONTROLS SM1 ON/OFF
When 0	INPUT	INPUT	LOW	LOW	RISING EDGE, LO LEVEL	RISING EDGE, LO LEVEL	DISABLED	DISABLED
When 1	OUTPUT	OUTPUT	HIGH	HIGH	FALLING EDGE, HI LEVEL	FALLING EDGE, HI LEVEL	ENABLED	ENABLED
GPIO3, ADDRE	SS=1C, ALL BITS	R/W						
Bit Name	GPIO3I/O	GPIO3OUT	LDO0_EN	CHG_VOLT	RTC_SET	GPIO2 INT	GPIO1 INT	GPIO2SM2
Function	GPIO3 MODE	SET GPIO3 LEVEL (OUTPUT ONLY)	LDO0 ON/OFF CONTROL	CHARGE VOLTAGE SAFETY BIT	RTC_LDO OUTPUT VOLTAGE	GPIO2 TRIGGERS INT:HI→LO	GPIO1 TRIGGERS INT:HI→LO	SM2 ON/OFF CONTROL
When 0	INPUT	LOW	OFF	4.20 V	3.1 V	DISABLED	DISABLED	DISABLED
When 1	OUTPUT	HIGH	ON	4.36 V	2.6 V	ENABLED	ENABLED	ENABLED



(9)

# **APPLICATION INFORMATION**

### INDUCTOR AND CAPACITOR SELECTION — CONVERTERS SM1 AND SM2

SM1 and SM2 are designed with internal voltage mode compensation and the stabilization is based on choosing an LC filter that has a corner frequency around 27 kHz. It is not recommended to use LC values that would be outside the range of 13 kHz to 40 kHz.

Equation 9 calculates the corner frequency of the output LC filter. The standard recommended LC values are  $3.3 \,\mu\text{H}$  and  $10 \,\mu\text{F}$ .

$$F = \frac{1}{2\pi\sqrt{LC}} = 27.7 \text{ kHz}$$
 (a) for L = 3.3  $\mu$ H and C = 10  $\mu$ F

The inductor value, along with the input voltage VIN, output voltage  $V_{OUT}$  and switching frequency f define the ripple current. Typically the ripple current target is 30% of the full load current. At light loads it is desirable for ripple current to be less then 150% of the light load current.

The inductor should be chosen with a rating to handle the peak ripple current., if an inductor's current gets higher than its rated saturation level (DCR), the inductance starts to fall off, and the inductor's ripple current increases exponentially. The DCR of the inductor plays an important role in efficiency and size of the inductor. Larger diameter wire has less DCR but may increase the size of the inductor

Equation 10 calculates the target inductor value. If an inductor value has already been chosen, Equation 11, calculates the inductor's ripple current under static operating conditions. The ripple amplitude can be calculated during the on time (positive ramp) or during the off time (negative ramp). It is easiest to calculate the ripple using the off time since the inductor's voltage is the output voltage.

$$I_{\text{target}} = \frac{V_{\text{OUT}}}{0.3 \times I_{\text{OUT}\_\text{MAX}}} \frac{\left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}\_\text{MAX}}}\right)}{f}$$
(10)  
$$\Delta I_{\text{L}} = \frac{V_{\text{L}}}{L} \times \Delta t = \frac{V_{\text{OUT}}}{L} \frac{\left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)}{f}$$
(11)

Equation 12 calculates the peak current due to the output load and ripple current

$$I_{Lmax} = I_{OUTmax} + \frac{\Delta I_{L}}{2}$$
(12)

For a faster transient response, a lower inductor and higher capacitance allows the output current to ramp faster, while the addition capacitance holds up the output longer (a  $2.2 - \mu H$  inductor in combination with a  $22 - \mu F$  output capacitor are recommended).

The highest inductor current occurs at the maximum input voltage. The peak inductor current during a transient may be higher than the steady state peak current and should be considered when choosing an inductor. Monitoring the inductor current for non-saturation operation during a transient of  $1.2 \times I_loadmax$  at Vin\_max ensures adequate saturation margin.

	1	1	
DEVICE	INDUCTOR VALUE	TYPE	COMPONENT SUPPLIER
DCDC3 converter	3.3 μH	CDRH2D14NP-3R3	Sumida
	3.3 μH	PDS3010-332	Coilcraft
	3.3 μH	VLF4012AT-3R3M1R3	TDK
	2.2 μH	VLF4012AT-2R2M1R5	TDK
	2.2 μΗ	NR3015T2R2	Taoup-Uidem

#### Table 18. Inductors for Typical Operation Conditions

<b>OUTPUT CAPACITOR</b>	SELECTION.	SM1, SM2 CONVERTERS	
	0222011011		

The advanced fast-response voltage mode control scheme of the SM1, SM2 converters implemented in the TPS65020 allow the use of small ceramic capacitors with a typical value of 10 µF for a 3.3-µH inductor, without having large output voltage under and overshoots during heavy load transients.

Ceramic capacitors having low ESR values have low output voltage ripple, and recommended values and manufacturers are listed in Table 1. Often, due to the low ESR, the ripple current rating of the ceramic capacitor is adequate to meet the inductor's currents requirements.

The RMS ripple current is calculated as:

$$I_{\text{RMSCout}} = \frac{V_{\text{IN}}}{2 \times L \times f} \times \frac{1}{\sqrt{3}}$$

V

1 V<sub>OUT</sub>

At nominal load current, the inductive converters operate in PWM mode. The overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor: The output voltage ripple is maximum at the highest input voltage Vin.

$$V_{\text{RMSCout}} = \frac{1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}}{L \times f} \times \left(\frac{1}{8 \times \text{Cout} \times f} + \text{ESR}\right)$$
(14)

At light load currents, the converters operate in PFM and the output voltage ripple is dependent on the output capacitor value. The output voltage ripple is set by the internal PFM output voltage comparator delay and the external capacitor. The typical output voltage ripple is less than 1% of the nominal output voltage.

Table 19	Input/Output	<b>Capacitors for</b>	Typical	Operation	Conditions
Table 13.	Inputoutput	Capacitor 5 101	i ypicai	Operation	Conditions

CAPACITOR VALUE	CASE SIZE	COMPONENT SUPPLIER	COMMENTS
22 μF	1260	TDK C3216X5R0J226M	Ceramic
22 μF	1260	Taiyo Yuden JMK316BJ226ML	Ceramic
10 µF	0805	Taiyo Yuden JMK212BJ106M	Ceramic
10 µF	0805	TDK C2012X5R0J106M	Ceramic
22 µF	0805	TDK C2012X5R0J226MT	Ceramic
22 μF	0805	Taiyo Yuden JMK212BJ226MG	Ceramic

	2.2 μH	VLCF4020-2R2	TDK
DCDC1 converter	3.3 μΗ	CDRH3D14/HPNP-3R2	Sumida
	3.3 μΗ	CDRH4D28C-3R2	Sumida
	3.3 μΗ	MSS5131-332	Coilcraft
	2.2 μH	VLCF4020-2R2	TDK
UT CAPACITOR SI	ELECTION, SM1, SM	12 CONVERTERS	

Tabl	Table 18. Inductors for Typical Operation Conditions (continued)							
DEVICE	INDUCTOR VALUE	TYPE	COMPONENT SUPPLIER					
DCDC2 converter	3.3 μΗ	CDRH2D18/HPNP-3R3	Sumida					
	3.3 μΗ	VLF4012AT-3R3M1R3	TDK					
	2.2 μΗ	VLCF4020-2R2	TDK					
DCDC1 converter	3.3 μΗ	CDRH3D14/HPNP-3R2	Sumida					
	3.3 μΗ	CDRH4D28C-3R2	Sumida					
	3.3 μΗ	MSS5131-332	Coilcraft					
	2.2 μH	VLCF4020-2R2	ТДК					



www.ti.com

(13)

# INPUT CAPACITOR SELECTION, SM1, SM2 CONVERTERS

Buck converters have a pulsating input current that can generate high input voltage spikes at V<sub>IN</sub>. A low ESR input capacitor is required to filter the input voltage, minimizing the interference with other circuits connected to the same power supply rail. Each dc-dc converter requires a 10-µF ceramic input capacitor on its input pin.

### **OUTPUT VOLTAGE SELECTION, SM1, SM2 CONVERTERS**

Typically the output voltage is programmed by the I<sup>2</sup>C. An external divider can be added to raise the output voltage, if the available I<sup>2</sup>C values do not meet the application requirements. Care must be taken with this special option, since this external divider (gain factor) would apply to any selected I<sup>2</sup>C output voltage value for this converter.

Equation 16 calculates R1, Let R2 = 20 k $\Omega$ :

$$R1 = \left[\frac{V_{SMxOUT}}{V_{FB}} - 1\right]R2$$

Where  $V_{FB}$  is the I<sup>2</sup>C selected voltage, is the desired output voltage and R1/R2 is the feedback divider.

### **DESIGN EXAMPLES**

#### SM1, SM2 CONVERTER DESIGN EXAMPLE

#### **Design Conditions and Parametrs for SM1 or SM2:**

Vin\_SM1/2: 4.6V typical (May be less if input source is limited).

Vout SM1/2: 1.24 V lout max: 0.6 A  $f_{SW} = 1500 \text{ kHz}$ 

$$fc = 25 \text{ kHz}$$

$$L_{\text{target}} = \frac{V_{\text{OUT}}}{0.3 \times I_{\text{OUT}}\text{MAX}} \frac{\left[1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}\text{MAX}}\right]}{\text{fsw}} = 3.35 \,\mu\text{H}, \, 3.3 \,\mu\text{H} \text{ is a good target.}$$
(17)

 $C = \frac{1}{L[2 \times \pi \times fc]^2} = 10.5 \,\mu\text{F}$  10  $\mu\text{F}$  is a good target.

#### CHARGER DESIGN EXAMPLE

#### **Design Conditions and Parameters for Charger:**

Vout: 4.6 V; (OUT pin is input to charger) Fast-charge current, I<sub>PGM</sub>: 1 A DPPM-OUT threshold: 4.3 V; (charging current reduces when OUT falls to this level) Safety timer: 5 hr

Battery short-circuit delay, t<sub>DELAY</sub>: 47 µs; (delays BAT short circuit during hot plug of battery)

TS Temperature range: Disabled

 $K_{SET}$ = 400;  $V_{SET}$ = 2.5 V;  $K_{DPPM}$  = 1.15;  $I_{DPPM}$  = 100  $\mu$ A;  $K_{TMR}$ = 0.36 s/ $\Omega$ 

### **Program Fast Charge Current Level:**

$$R_{ISET} = \frac{K_{SET} \times V_{SET}}{I_{PGM}} = 1 \text{ k}\Omega$$

### Program DPPM\_OUT Voltage Level (Level at Which Charging Current Reduces)

$$R_{DPPM} = \frac{V_{DPPM}OUT}{K_{DPPM} \times I_{DPPM}} = 3.74 \text{ k}\Omega$$



www.ti.com

(20)


(16)

(18)

 $R_{TS} = 49.9k - fixed resistor to disable TS input.$  $V_{TS} = I_{TS} \times R_{TS} = 20 \; \mu A \times 49.9 \; k\Omega = 0.998 \; V$ 

The TS pin has a 20- $\mu$ A current source output that biases the resistor or thermistor. If V<sub>TS</sub> is within the 0.5- to 2.5-V window, normal operation is allowed. If a 503AT thermistor is used, the typical range is 4°C to 41°C.

#### Copyright © 2006–2008, Texas Instruments Incorporated





www.ti.com

# (22)



31-Oct-2013

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS65820RSHR	ACTIVE	VQFN	RSH	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS 65820	Samples
TPS65820RSHRG4	ACTIVE	VQFN	RSH	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS 65820	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# PACKAGE OPTION ADDENDUM

31-Oct-2013

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All	dimensions	are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65820RSHR	VQFN	RSH	56	2000	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION


12-Aug-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65820RSHR	VQFN	RSH	56	2000	367.0	367.0	38.0

# **MECHANICAL DATA**




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



# RSH (S-PVQFN-N56)

# PLASTIC QUAD FLATPACK NO-LEAD




NOTE: All linear dimensions are in millimeters



RSH (S-PVQFN-N56)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated