SLVS810B -JUNE 2009-REVISED AUGUST 2010

2.25 MHz Step Down Converter with Dual LDOs and SVS

Check for Samples: TPS65000, TPS65001, TPS650001, TPS650003, TPS650006, TPS650061

FEATURES

- Step-Down Converters:
 - V_{IN} Range From 2.3V to 6V
 - Spread Spectrum Clock (SSC) Generation for Reduced EMI
 - 2.25MHz Fixed Frequency Operation
 - 600mA or 1A (TPS650061) Output Current
- LDOs:
 - V_{IN} Range From 1.6V to 6V
 - Adjustable Output Voltage
 - Up to 300mA Output Current
 - Separate Power Inputs and Enables
- Supply Voltage Supervisor (TPS65001)
 - Manual Reset Input for Push Button
 - Adjustable Reset Time
 - Adjustable Reset Voltage
- 3mm × 3mm 16-Pin QFN (TPS65000)
- 3mm × 3mm 20-Pin QFN (TPS65001)

APPLICATIONS

- Point of Load
- Embedded Processor Power
- Cell Phones, Smart-Phones
- PDAs, Pocket PCs
- Portable Media Players


DESCRIPTION

The TPS65000 and TPS65001 are single chip Power Management ICs for portable applications. Both devices combine a single step-down converter with two low dropout regulators. The step-down converter enters a low power mode at light load for maximum efficiency across the widest possible range of load currents. For low noise applications, the devices can be forced into fixed frequency PWM via a pin. The step-down converter allows the use of a small inductor and capacitors to achieve a small solution size. The step-down converter has Power Good status output that can be used for sequencing. The LDOs are capable of supplying 300mA, and can operate with an input voltage range between 1.6V and 6V, allowing them to be supplied from the step-down converter or directly from the main battery. The step-down converter and the LDOs have separate voltage inputs and enables, allowing for design and sequencing flexibility.

The TPS65000 is available in a 16-pin leadless package (3mm × 3mm QFN).

The TPS65001 extends functionality by adding a Supply Voltage Supervisor (SVS). The SVS allows maximum flexibility by having the reset voltage set with two external resistors, and the reset time set by a small external capacitor. In addition, an active low Manual Reset input allows the SVS to be connected to a push button for external control.

The TPS65001 is available in a 20-pin leadless package (3mm × 3mm QFN).



M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLVS810B - JUNE 2009 - REVISED AUGUST 2010

www.ti.com





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

T _A	PART NUMBER ⁽¹⁾	PACKAGE	PACKAGE DESIGNATOR	OPTIONS	svs	ssc	ORDERING ⁽²⁾	PACKAGE MARKING
	TPS65000	QFN 3×3 16	RTE	LDO voltages	N/A	Included	TPS65000RTE	CFO
	TPS65001	QFN 3×3 20	RUK	externally adjustable DCDC converters 600mA, V _{OUT} externally adjustable	Included	Included	TPS65001RUK	CFQ
	TPS650001	QFN 3x3 16	RTE	LDO1 = 1.8V fixed, LDO2 = 2.8V fixed, DCDC Converter 600MA, DCDC VOUT = 1.2V fixed	N/A	Included	TPS650001RTE	DAG
−40°C to 85°C	TPS650003	QFN 3x3 16	RTE	LDO1 = 3.3V fixed, LDO2 = 1.8V fixed, DCDC Converter 600MA, DCDC VOUT = 1.5V fixed	N/A	Included	TPS650003RTE	DAH
	TPS650006	QFN 3x3 16	RTE	LDO1 = 1.8V fixed, LDO2 = 3.3V fixed, DCDC Converter 600MA, DCDC VOUT = 1.2V fixed	N/A	Included	TPS650006RTE	DAI
	TPS650061	QFN 3×3 20	RUK	LDO1 = 3.3V fixed, LDO2 = 1.8V fixed, DCDC Converter 1A, VOUT externally adjustable	Included	Included	TPS650061RUK	DAJ

⁽¹⁾ TPS650001, TPS650003, and TPS650006 are spin versions of TPS65000. TPS650061 is a spin version of TPS65001. Different DCDC current limits and fixed voltage outputs of the DCDC and LDOs are available. Please contact your Texas Instruments sales representative for further information.


ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Input voltage range	On all pins except AGND, PGND, EN_DCDC, VLDO1, VLDO2, FB_LDO1, FB_LDO2, FB_DCDC pins with respect to AGND	-0.3	7	V
	On EN_DCDC with respect to AGND	-0.3	$V_{IN} + 0.3, \le 7$	
Output voltage range	On VLDO1, VLDO2, FB_LDO1, FB_LDO2, FB_DCDC	-0.3	3.6	V
	VINDCDC, SW, PGND,		1800	mA
Current	VINLDO1/2, VLDO1/2, AGND		800	mA
	at all other pins		1	mA
Continuous total power of	dissipation	See	dissipation rating table	•
Operating free-air temper	erature, T _A	-40	85	ů
Maximum junction temper	nction temperature, T _J 125			°C
Storage temperature, T _s	tg	-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.







DISSIPATION RATINGS

DEVICE	PACKAGE	$R_{ hetaJA}$	$R_{ heta JB}$	T _A ≤ 25°C POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
TPS65000/01 ⁽¹⁾		270°C/W	14°C/W	370 mW	204 mW	148 mW
TPS65000/01 (2)	RTE / RUK	48.7°C/W	14°C/W	2.05 W	1.13 W	821 mW

⁽¹⁾ The JEDEC low-K (1s) board used to derive this data was a 3in x 3in, two-layer board with 2-ounce copper traces on top of the board.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
L1	SW pin inductor	1.5	2.2	3.3	μН
	Input capacitor at VINDCDC	10			μF
C _I	Input capacitor at VINLDO1/2	2.2			μF
C-	Output capacitor for DCDC	10		22	μF
Co	Output capacitor for LDO1/2	2.2			μF
	DCDC converter output current			600	mA
	DCDC converter output current (TPS650061 ONLY)			1000	mA
I _O	LDO1 output current			300	mA
	LDO2 output current			300	mA
T _A	Operating ambient temperature	-40		85	°C

ELECTRICAL CHARACTERISTICS

Over full operating ambient temperature range, typical values are at $T_A = 25^\circ$ C. Unless otherwise noted, specifications apply for condition $V_{IN} = EN_LDOx = EN_DCDC = 3.6$ V. External components L = 2.2 μ H, $C_{OUT} = 10$ μ F, $C_{IN} = 4.7$ μ F, (see the parameter measurement information).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERAT	ING VOLTAGE				,	
	Input voltage for VINDCDC of DCDC converter		2.3		6	
V _{IN}	Input voltage for LDO1 (VINLDO1)	See (1)	1.6		6	V
	Input voltage for LDO2 (VINLDO2)	See ⁽¹⁾	1.6		6	
10/10	Internal undervoltage lockout threshold	V _{CC} falling	1.72	1.77	1.82	V
UVLO	Internal undervoltage lockout hysteresis			160		mV
SUPPLY	CURRENT TPS65000					
		MODE low, EN_DCDC high, EN_LDO1/2 low, I _{OUT} = 0 mA and no switching		23	32	^
IQ	Operating quiescent current	MODE low, EN_DCDC low, EN_LDO1/2 high, I _{OUT} = 0mA I _{OUT} = 0 mA and no switching (2)		50	57	μА
		EN_DCDC high, MODE high, EN_LDO1/2 low, I _{OUT} = 0mA		4		mA
I _{SD}	Shutdown Current	EN_DCDC low EN_LDO1 and EN_LDO2 low		0.16	2.2	μΑ

⁽¹⁾ The design principle allows only VINDCDC to be the highest supply in the system if different voltage input supplies separately to DCDC converter and LDOs, meaning VINDCDC ≥ VINLDO1, VINDCDC ≥ VINLDO2.

⁽²⁾ The JEDEC high-K (2s2p) board used to derive this data was a 3in x 3in, multilayer board with 1-ounce internal power and ground.

⁽²⁾ The max quiescent current of enabling LDOs is 8μA higher for TPS650001, TPS650003, TPS650006 and TPS650061.



Over full operating ambient temperature range, typical values are at $T_A = 25^{\circ}$ C. Unless otherwise noted, specifications apply for condition V_{IN} = EN_LDOx = EN_DCDC = 3.6 V. External components L = 2.2 μ H, C_{OUT} = 10 μ F, C_{IN} = 4.7 μ F, (see the parameter measurement information)

parameter	measurement information).					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY C	CURRENT TPS65001					
		MODE low, EN_DCDC high, EN_LDO1/2 low, I _{OUT} = 0 mA and no switching		24	37	μΑ
IQ	Operating quiescent current	MODE low, EN_DCDC low, EN_LDO1/2 high, I _{OUT} = 0mA I _{OUT} = 0 mA and no switching ⁽³⁾		55	62	μΑ
		EN_DCDC high, MODE high, EN_LDO1/2 low, I _{OUT} = 0mA		4		mA
I_{SD}	Shutdown Current	EN_DCDC low EN_LDO1 and EN_LDO2 low		11	17	μΑ
DIGITAL P	PINS (EN_DCDC, EN_LDO1, EN_LDO	2, MODE, PG, MR, RST				
V _{IH}	High level input voltage		1.2			V
V _{IL}	Low level input voltage				0.4	V
V _{OL}	Low level output voltage	\overline{PG} and \overline{RST} pins only, $I_O = -100\mu A$			0.4	V
I _{lkg}	Input leakage current	MODE, EN_DCDC, EN_LDO1, EN_LDO2 tied to GND or VINDCDC		0.01	0.1	μΑ
OSCILLAT	OR					
f_{SW}	Oscillator frequency		1.722	2.25	2.847	MHz
	VN CONVERTER POWER SWITCH					
	High side MOSFET on-resistance			240	480	
R _{DS(on)}	Low side MOSFET on-resistance	VINDCDC = V _{GS} = 3.6V		185	380	mΩ
		2.3 V ≤ VINDCDC ≤ 2.5V			300	
I _O	DC output current	2.5 V ≤ VINDCDC ≤ 6V			600	mA
Io	DC output current (TPS650061 ONLY)	2.7 V ≤ VINDCDC ≤ 6V			1000	mA
I _{LIMF}	Forward current limit PMOS and NMOS	2.3 V ≤ VINDCDC ≤ 6V	800	1000	1400	mA
I _{LIMF}	Forward current limit PMOS and NMOS (TPS650061 ONLY)	2.7 V ≤ VINDCDC ≤ 6V	1200	1500	1680	mA
т	Thermal shutdown	Increasing junction temperature		150		°C
T _{SD}	Thermal shutdown hysteresis	Decreasing junction temperature		30		C
STEP DOV	VN CONVERTER OUTPUT VOLTAGE	<u> </u>				
VDCDC	Adjustable output voltage range, DCDC		0.6	VIIV	NDCDC	V
	FB_DCDC pin current				0.1	μΑ
V _{ref}	Internal reference voltage		0.594	0.6	0.606	V
VDCDC	Output Voltage Accuracy (PWM Mode) (4)	MODE = high, 2.3 ≤ VINDCDC ≤ 6V	-1.5%	0%	1.5%	
VDCDC	Output Voltage Accuracy (PFM mode) ⁽⁵⁾	MODE low +1% voltage positioning active		1%		
	Load regulation (PWM mode)	MODE high		0.5		%/A
t _{Start}	Start-up time	EN_DCDC to start of switching (10%)		250		μS
t _{Ramp}	VDCDC ramp up time	VDCDC ramp from 10% to 90%		250		μS
R _{DIS}	Internal discharge resistance at SW	EN_DCDC low		450		Ω

The max quiescent current of enabling LDOs is 8μA higher for TPS650001, TPS650003, TPS650006 and TPS650061.

For VINDCDC = VDCDC + 1V

In PFM Mode, the internal reference voltage is typ 1.01 x V_{REF} .



Over full operating ambient temperature range, typical values are at T_A = 25° C. Unless otherwise noted, specifications apply for condition V_{IN} = EN_LDOx = EN_DCDC = 3.6 V. External components L = 2.2 μ H, C_{OUT} = 10 μ F, C_{IN} = 4.7 μ F, (see the

parameter measurement information).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOW DROP	OUT REGULATORS		II.			
V _I	Input voltage for LDOx (VINLDOx)		1.6		6	V
V _O	Adjustable output voltage, LDOx (VLDOx) ⁽⁶⁾		0.73	VINLDOX	c - V _{DO}	V
Io	Continuous Pass FET Current				300	mA
	0	2.3V ≤ VINLDOx	340		700	
I _{SC}	Short circuit current limit	VINLDOx < 2.3V	210		700	mA
	FB_LDOx pin current				0.1	μΑ
	FB_LDOx voltage	Adjustable V _{OUT} mode only		0.5		V
	D (7)	VINLDOx ≥ 2.3V, I _{OUT} = 250mA			370	mV
V_{DO}	Dropout Voltage (7)	VINLDOx < 2.3V I _{OUT} = 175mA			370	mV
	(8)	I _O = 1mA to 300mA, VINLDOx = 2.3 - 6V, VLDOx = 1.2V	-3.5%		3.5%	
	Output Voltage Accuracy (8)	I _O = 1mA to 175mA VINLDOx = 1.6V - 6V, VLDOx = 1.2V	-3.5%		3.5%	
	Load regulation	I _O = 1mA to 300mA VINLDOx = 3.6V VLDOx = 1.2V	-1.5%		1.5%	
	Line regulation	VINLDOx = 1.6V - 6V VLDOx = 1.2V at I _O = 1mA	-0.5%		0.5%	
PSRR	Power Supply Rejection Ratio	$f_{NOISE} \le 10 kHz, C_{OUT} \ge 2.2 \mu F, V_{IN} = 2.3 V, V_{OUT} = 1.3 V I_{OUT} = 10 mA$		40		dB
t _{RAMP}	VLDOx Ramp Time	VLDOx ramp from 10% to 90%		200		μS
R _{DIS}	Internal discharge resistance at VLDOx	EN_LDOx low		450		Ω
T _{SD}	Thermal shutdown	Increasing temperature		150		°C
	Thermal shutdown hysteresis	Decreasing temperature		30		°C
SUPPLY VO	LTAGE SUPERVISOR					
V _{IN}	Input voltage for RSTSNS pin		0		6	V
t MRDEGLITCH	MR Deglitch time			1		ms
V _{IH}	Input high voltage	MR pin only	1.2		6	V
V _{IL}	Input low voltage	MR pin only	0		0.4	V
I _{lkg}	High input leakage current	RST pin		0.01	0.1	μΑ
V _{OL}	Output low voltage	\overline{RST} pin only, $I_O = -100\mu A$			0.4	V
I _{TRST}	Reset timer capacitor current		1.6	2	2.2	μΑ
	Reset voltage trip voltage	Voltage rising (Reset time begins)	0.58	0.6	0.63	V
	Reset voltage trip hysteresis	Voltage falling (RST pulled low)		-5%		


⁽⁶⁾ Max output voltage VLDOx = 3.6V.

⁽⁷⁾ $V_{DO} = VINLDOx - VLDOx where VINLDOx = VLDOx(nom) - 100mV$

⁽⁸⁾ Output voltage specification does not include tolerance of external programming resistors.



PIN ASSIGNMENTS




PIN FUNCTIONS

	PIN		1/0	DECORPORA
NAME	TPS65000	TPS65001	1/0	DESCRIPTION
VINDCDC	6	8	1	Input voltage to DCDC converter and all other control blocks.
EN_DCDC	8	10	1	Enable DCDC converter
MODE	7	9	- 1	Selects force PWM or PWM/PFM automatic transition mode
VINLDO1	13	15	- 1	Input voltage to LDO1
EN_LDO1	1	3	- 1	Enable LDO1
VINLDO2	16	18	- 1	Input voltage to LDO2
EN_LDO2	2	4	- 1	Enable LDO2
PGND	4	6		Power ground – Connected to the PowerPAD™
AGND	10	12		Analog ground - Star back to PGND as close to the IC as possible.
PG	3	5	0	Open drain active low power good output.
SW	5	7	0	Switch pin – connect inductor here
FB_DCDC	9	11	- 1	Voltage to DCDC error amplifier
VLDO1	12	14	0	LDO1 output voltage
VLDO2	15	17	0	LDO2 output voltage
FB_LDO1	11	13	- 1	Voltage to LDO1 error amplifier
FB_LDO2	14	16	- 1	Voltage to LDO2 error amplifier
RSTSNS	-	19	I	Voltage for RST generation
RST		20	0	Open drain active low reset output.
MR	_	1	1	Active low input to force a reset. (1)
TRST		2	I/O	Capacitor connection for setting reset time.

⁽¹⁾ External pull up on $\overline{\text{MR}}$ is required.



FUNCTIONAL BLOCK DIAGRAM





TYPICAL CHARACTERISTICS

EFFICIENCY (DCDC 600mA PFM Mode)

OUTPUT CURRENT





Figure 1.

EFFICIENCY (DCDC 600mA PWM Mode)

vs






Figure 2.

EFFICIENCY (DCDC 1A TPS650061 ONLY, PFM Mode)

OUTPUT CURRENT




Figure 3.

EFFICIENCY (DCDC 1A TPS650061 ONLY, PWM Mode) vs

OUTPUT CURRENT




Figure 4.






Figure 5.




Figure 6.






Figure 7.

START-UP TIMING (LDOx)




Figure 8.



TPS650001 QUIESCENT CURRENT (DCDC PFM Mode) vs INPUT VOLTAGE




Figure 9.

TPS650001 QUIESCENT CURRENT (LDOx) vs INPUT VOLTAGE




Figure 10.

TPS650001 SHUTDOWN CURRENT vs






Figure 11.

LINE TRANSIENT RESPONSE (DCDC PFM Mode)





Figure 12.





t - Time - $100\mu s/div$ Figure 13.




Figure 14.

LOAD TRANSIENT RESPONSE (DCDC PFM Mode)




Figure 15.

LOAD TRANSIENT RESPONSE (DCDC PWM Mode)






Figure 16.







PFM to PWM TRANSITION (DCDC)

Figure 18.

Figure 17.

PWM to PFM TRANSITION (DCDC)




Figure 19.

POWER SUPPLY REJECTION RATIO (LDOx)






Figure 20.



DETAILED DESCRIPTION

Step-Down Converter

The step down converter is intended to allow maximum flexibility in the end equipment. The output voltage is user selectable with a resistor network on the output. Figure 21 illustrates the necessary connections.




Figure 21. DCDC Block Diagram and Output Voltage Setting

The output voltage of the DCDC converter is set by Equation 1:

$$V_{DCDC} = V_{FB_DCDC} \times \frac{(R_{DC1} + R_{DC2})}{R_{DC2}}$$

$$V_{DCDC} = 0.6V \times \frac{(R_{DC1} + R_{DC2})}{R_{DC2}}$$
 (1)

The combined resistance of R_{DC1} and R_{DC2} should be less than 1 M Ω .

Fixed output voltages and additional current limit options are also possible. Please contact Texas Instruments for further information.

The step-down converter has two modes of operation to maximize efficiency at different load conditions. At moderate to heavy load currents, the device operates in a fixed frequency pulse width modulation (PWM) mode that results in small output ripple and high efficiency. Pulling the MODE pin to a DC high level will result in PWM mode over the entire load range.

At light load currents, the device operates in a pulsed frequency modulation (PFM) mode to improve efficiency. The transition to this mode occurs when the inductor current through the low-side FET becomes zero, indicating discontinuous conduction. PFM mode also results in the output voltage increasing by 1% from its nominally set value. This voltage positioning is intended to minimize the voltage undershoot of a load step from light to heavy loads, as when a processor moves from sleep to active modes, and the voltage overshoot at load throw-off. Figure 22 shows the voltage positioning behavior for a light to heavy load step.





Figure 22. PFM Voltage Positioning

Pulling the MODE pin to DC ground will result in automatic transition between PFM and PWM modes to maximize efficiency.

The DCDC converter output automatically discharges to ground through an internal 450Ω load when EN_DCDC goes low or when the UVLO condition is met.

SOFT START

The step-down converter has an internal soft start circuit that limits the inrush current during start-up. During soft start, the output voltage ramp up is controlled as shown in Figure 23.



LINEAR REGULATORS

The two linear dropout regulators (LDOs) in the TPS65000 and TPS65001 are designed to provide flexibility in system design. Each LDO has a separate voltage input and enable signal. The input can be tied to the output of the step-down converter or the output of another voltage source. Each LDO output discharge to ground automatically when EN_LDOx goes low.

A resistor network is needed to set the output voltage of the LDOs. Fixed voltage output versions are also available; contact Texas Instruments sales representative for more information.

The LDOs are general-purpose devices that can handle inputs from 6V down to 1.6V, making them suitable for direct connection to the battery. Figure 24 illustrates the necessary connections for LDO1. The same architecture applies to LDO2.






Figure 24. LDO Block Diagram and Output Voltage Setting

The output voltages of the LDOs are set by Equation 2:

$$V_{LDO1} = V_{FB_LDO1} \times \frac{(R_{LDO1_1} + R_{LDO1_2})}{R_{LDO1_2}}$$

$$V_{LDO1} = 0.5V \times \frac{\left(R_{LDO1_{1}} + R_{LDO1_{2}}\right)}{R_{LDO1_{2}}}$$
(2)

The combined resistance of R_{LDO1 1} and R_{LDO1 2} should be less than 1M Ω .

Oscillator and Spread Spectrum Clock Generation

The TPS6500x contains an internal oscillator running at a typical frequency of 2.25MHz. This frequency is the fundamental switching frequency of the step-down converter when it is running in PWM mode. An additional circuit in the oscillator block implements spread spectrum clocking, which modulates the main switching frequency when the device is in PWM mode. This spread spectrum oscillation reduces the power that may cause EMI. When viewed in the frequency domain, the SSC spreads out the frequency that may introduce interference while simultaneously reducing the power. Since the frequency is continually shifting, the amount of time the switcher spends at any single frequency is reduced. This reduction in time means that the receiver that may see the interference has less time to integrate the interference.

Different spin versions of SSC settings are also feasible; contact a Texas Instruments sales representative for more information.






Figure 25 to Figure 26 shows the advantage of SSC with the frequency spectrum centering on the nominal frequency 2.25MHz. The blue spectrum is the result of the spread change. As depicted in the figures the harmonic spectrum is attenuated 10dB comparing to the same device without SSC.

POWER GOOD

The open drain \overline{PG} output is used to indicate the condition of the step down converter and each LDO. This is a combined output, with the outputs being compared when the appropriate enable signal is high. The pin will be pulled low when all enabled outputs are greater than 90% of the target voltage and High-Z when an enabled output is less than 90% of its intended value or when all the enable signals are pulled low.




Figure 27. Power Good Functionality



Supply Voltage Supervisor (SVS) [TPS65001 and TPS650061 Only]

The SVS is made up of 4 inputs and one output. The $\overline{\text{RST}}$ pin is an active low high impedance output. The $\overline{\text{MR}}$ pin is an active low input, suitable for connecting to a push button circuit to allow manual reset generation. The RSTSNS pin is an analog input pin used for voltage comparison. The TRST pin is connected to an external capacitor, allowing the reset timing to be set in the application. The VINDCDC pin is the main supply input for the control circuits and the switch mode converter.




Figure 28. SVS Block Diagram

Each input can individually trigger RST to go active. Table 1 outlines the paths to activate the reset.

INPUTS OUTPUTS MR **VINDCDC V_{RSTSNS} RST** 0.4 < V < UVLO Χ Χ Low > UVLO ≤ 0.6 V Low ≥ V_{IH(MR)} > UVLO > 0.6 V $\geq V_{IH(\overline{MR})}$ High-Z > UVLO Χ $< V_{IL(\overline{MR})}$ Low

Table 1. RST Generation Table



The RSTSNS pin should be tied to VINDCDC if the reset functionality is not needed from this pin. This will cause the reset to activate only when VINDCDC is rising from 0V or when VINDCDC has dropped below UVLO. The RSTSNS pin should be connected to an external RC network to set the deglitch timing for triggering a reset when VINDCDC is below the UVLO threshold. The reset threshold voltage is given by Equation 3:

$$V_{RST} = 0.6V \times \frac{(R_{S2} + R_{S1})}{R_{S2}}$$
 (3)

The \overline{RST} recovery timing is set by the capacitor on the TRST pin. A $2\mu A$ current is enabled when the reset condition is met, charging the capacitor. The TRST voltage is monitored internally and the reset ends when the voltage reaches 0.6V. The capacitor value to reset time can be computed with Equation 4:

$$t_{RST} = 0.6V \times \frac{C}{2 \times 10^{-6} A}$$
 (4)

The value t_{RST} is the time from the end of condition that activated \overline{RST} until \overline{RST} returns to its Hi-Z state. The TRST pin would be internally discharged to ground when the reset condition is true or after t_{RST} .




Figure 29. RST Recovery Timing



OUTPUT FILTER DESIGN (INDUCTOR AND OUTPUT CAPACITOR)

Inductor Selection

The typical value for the converter inductor is $2.2\mu H$ output inductor. Larger or smaller inductor values in the range of $1.5\mu H$ to $3.3\mu H$ can be used to optimize the performance of the device for specific operation conditions. The selected inductor has to be rated for its dc resistance and saturation current. The dc resistance of the inductance will influence directly the efficiency of the converter. Therefore, an inductor with lowest dc resistance should be selected for highest efficiency. See SLVA157 for more information on inductor selection.

Equation 5 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 6. This is recommended because during heavy load transient the inductor current will rise above the calculated value.

$$\Delta I_{L} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f}$$

$$I_{Lmax} = I_{OUTmax} + \frac{\Delta I_{L}}{2}$$
(6)

With:

f = Switching Frequency (2.25MHz typical)

L = Inductor Value

 ΔI_L = Peak to Peak inductor ripple current

I_{Lmax} = Maximum Inductor current

The highest inductor current will occur at maximum V_{IN}.

Open core inductors have a soft saturation characteristic, and can usually handle higher inductor currents versus a comparable shielded inductor.

A more conservative approach is to select the inductor current rating just for the maximum switch current of the corresponding converter. It must be considered, that the core material from inductor to inductor differs and will have an impact on the efficiency especially at high switching frequencies.

Notice that the step down converter has internal loop compensation. As the internal loop compensation is designed to work with a certain output filter corner frequency calculated as follows:

$$f_{\rm C} = \frac{1}{2\pi \sqrt{L \times C_{\rm OUT}}}$$
 with L = 2.2 μ H, $C_{\rm OUT} = 10\mu$ F (7)

This leads to the fact the selection of external L-C filter has to be coped with the above formula. The product of $L \times C_{OUT}$ should be constant while selecting smaller inductor or increasing output capacitor value.

See Table 2, and the typical applications for possible inductors.

Table 2. INDUCTORS

INDUCTOR TYPE	Inductance μH	SUPPLIER	Max Dimensions (mm)
MIPS2520D2R2	2.0	FDK	$2.5 \times 2.0 \times 1.0$
MIPSA2520D2R2	2.0	FDK	$2.5 \times 2.0 \times 1.2$
KSLI-252010AG2R2	2.2	Htachi Metals	2.5 × 2.0 × 1.0
LQM2HPN2R2MJ0L	2.2	Murata	2.5 × 2.0 × 1.2
LPS15222	2.2	Coilcraft	3.0 × 3.0 × 1.5



Output Capacitor Selection

The advanced Fast Response voltage mode control scheme of the converter allows the use of small ceramic capacitors with a typical value of $22\mu F$, without having large output voltage under and overshoots during heavy load transients. Ceramic capacitors having low ESR values result in lowest output voltage ripple, and therefore, are recommended. See the recommended components.

If ceramic output capacitors are used, the capacitor RMS ripple current rating will always meet the application requirements. The RMS ripple current is calculated as:

$$I_{RMSCout} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}$$
(8)

At nominal load current, the device operates in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta V_{OUT} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \times \left(\frac{1}{8 \times C_{OUT} \times f} + ESR\right)$$
(9)

Where the highest output voltage ripple occurs at the highest input voltage V_{IN}.

At light load currents, the converter operates in Power Save Mode and the output voltage ripple is dependent on the output capacitor value. The output voltage ripple is set by the internal comparator delay and the external capacitor. The typical output voltage ripple is less than 1% of the nominal output voltage.

The adjustable output voltage of the DCDC converter is calculated by Equation 1 in the Step-Down Converter. To keep the external resistor divider network robust against noise, an external feed forward capacitor is required for optimum load transient response. The value of feed forward capacitor should be in the range between 22pF and 33pF provided the equivalent resistance of RDC1 || RDC2 in Equation 1 is approximately $300k\Omega$. Scale change on RDC1||RDC2 would apply a scale change to the feed forward capacitor to keep the RC product a constant.

Input Capacitor Selection

Due to the nature of the DCDC converter, having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering, and minimizing the interference with other circuits caused by high input voltage spikes. It is critical to put the input capacitor as close to the VINDCDC pin as close as possible with the clean GND connection provided. The same consideration is applied for the output capacitor and the inductor. The converters need a ceramic input capacitor of $10\mu F$. The input capacitor can be increased without any limit for better input voltage filtering.

Table 3. Capacitors

CAPACITANCE	SUPPLIER	TYPE
22μF	TDK C2012X5R0J226MT	Ceramic
22μF	Taiyo Yuden JMK212BJ226MG	Ceramic
10μF	Taiyo Yuden JMK212BJ106M	Ceramic
10μF	TDK C2012X5R0J106M	Ceramic
10μF	Murata GRM188R60J106M69D	Ceramic



APPLICATION CIRCUITS




Figure 30. Typical TPS65000 Application Schematic




Figure 31. Typical TPS65001 Application Schematic






Figure 32. Typical TPS650001 Application Schematic




Figure 33. Typical TPS650061 Application Schematic





REVISION HISTORY

Changes from Original (June 2009) to Revision A	Page
 Added device numbers TPA650001, TPS650003, TPS650006 and TPA650061 to the data sheet. 	1
 Changed the PG pin connection From: VDCDC To: V_{IN} in the application circuit. 	1
Changed resistor values for VLDO1 and VLDO2 in the application circuit.	1
Changed the configuration of the PG and RST pins in the application circuit	1
Added Note 2: to the Electrical Characteristics table.	3
• Changed Figure 1 title From: EFFICIENCY (DCDC PFM Mode) To: EFFICIENCY (DCDC 600mA PFM Mode)	8
• Changed Figure 2 title From: EFFICIENCY (DCDC PFM Mode) To: EFFICIENCY (DCDC 600mA PFM Mode)	8
Added Figure 3, EFFICIENCY (DCDC PWM Mode)	8
Added Figure 4, EFFICIENCY (DCDC PWM Mode)	8
Changed the configuration of the PG pin in Figure 30	21
 Changed the PG pin connection From: VDCDC To: V_{IN} in Figure 31. 	21
Changed the configuration of the PG and RST pins in Figure 31	21
Added Figure 32, Typical TPS650001 Application Schematic	<u>22</u>
Added Figure 33, Typical TPS650061 Application Schematic	22
Changes from Revision A (October 2009) to Revision B	Page
 In the Ordering Information Table, changed the SVS column From: Included To: N/A for devices TPS650001, TPS650003, TPS650006 	2





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	•	Op Temp (°C)	Top-Side Markings	Samples
TPS650001RTER	ACTIVE	WQFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	(3) Level-2-260C-1 YEAR	-40 to 85	DAG (4)	Samples
TPS650001RTET	ACTIVE	WQFN	RTE	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAG	Samples
TPS650003RTER	ACTIVE	WQFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAH	Samples
TPS650003RTET	ACTIVE	WQFN	RTE	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAH	Samples
TPS650006RTER	ACTIVE	WQFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	DAI	Samples
TPS650006RTET	ACTIVE	WQFN	RTE	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAI	Samples
TPS65000RTER	ACTIVE	WQFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CFO	Samples
TPS65000RTET	ACTIVE	WQFN	RTE	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CFO	Samples
TPS65001RUKR	ACTIVE	WQFN	RUK	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CFQ	Samples
TPS65001RUKT	ACTIVE	WQFN	RUK	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CFQ	Samples
TPS650061RUKR	ACTIVE	WQFN	RUK	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAJ	Samples
TPS650061RUKT	ACTIVE	WQFN	RUK	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAJ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

11-Apr-2013

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 22-Aug-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS650001RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS650001RTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS650003RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS650003RTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS650006RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS650006RTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS65000RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS65000RTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS65001RUKR	WQFN	RUK	20	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS65001RUKT	WQFN	RUK	20	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS650061RUKR	WQFN	RUK	20	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS650061RUKT	WQFN	RUK	20	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 22-Aug-2012




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS650001RTER	WQFN	RTE	16	3000	367.0	367.0	35.0
TPS650001RTET	WQFN	RTE	16	250	210.0	185.0	35.0
TPS650003RTER	WQFN	RTE	16	3000	367.0	367.0	35.0
TPS650003RTET	WQFN	RTE	16	250	210.0	185.0	35.0
TPS650006RTER	WQFN	RTE	16	3000	367.0	367.0	35.0
TPS650006RTET	WQFN	RTE	16	250	210.0	185.0	35.0
TPS65000RTER	WQFN	RTE	16	3000	367.0	367.0	35.0
TPS65000RTET	WQFN	RTE	16	250	210.0	185.0	35.0
TPS65001RUKR	WQFN	RUK	20	3000	367.0	367.0	35.0
TPS65001RUKT	WQFN	RUK	20	250	210.0	185.0	35.0
TPS650061RUKR	WQFN	RUK	20	3000	367.0	367.0	35.0
TPS650061RUKT	WQFN	RUK	20	250	210.0	185.0	35.0

RTE (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.



RTE (S-PWQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206446-3/N 07/13

NOTE: A. All linear dimensions are in millimeters



RTE (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



RUK (S-PWQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



RUK (S-PWQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4209762/E 12/12

NOTE: All linear dimensions are in millimeters



RUK (S-PWQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>