

# 3V-17V, 300mA Step Down Converter With Adjustable Enable Threshold And Hysteresis

Check for Samples: TPS62125

### **FEATURES**


- Wide Input Voltage Range 3V to 17V
- Input SVS (Supply Voltage Supervisor) with Adjustable Threshold / Hysteresis Consuming typ. 6µA Quiescent Current
- Wide Output Voltage Range 1.2V to 10V
- Typ. 13 μA Quiescent Current
- 350nA typ. Shutdown Current
- Seamless Power Save Mode Transition
- DCS-Control<sup>TM</sup> Scheme
- Low Output Ripple Voltage
- Up to 1MHz Switching Frequency
- Highest Efficiency over Wide V<sub>IN</sub> and V<sub>OUT</sub> Range
- Pin to Pin Compatible with TPS62160/70
- 100% Duty Cycle Mode
- Power Good Open Drain Output
- Output Discharge Function
- Small 2x2mm<sup>2</sup> SON 8 pin Package


### **APPLICATIONS**

- Embedded processing
- 4 cell alkaline, 1-4 cell Li-lon battery powered applications
- 9V 15V standby power supply
- Energy harvesting
- Inverter (negative VOUT)

### **DESCRIPTION**

The TPS62125 is a high efficiency synchronous step down converter optimized for low and ultra low power applications providing up to 300mA output current. The wide input voltage range of 3V to 17V supports four cell alkaline and 1 to 4 cell Li-lon batteries in series configuration as well as 9V to 15V powered applications. The device includes a precise low power enable comparator which can be used as an input supply voltage supervisor (SVS) to address system specific power up and down requirements. The enable comparator consumes only 6µA quiescent current and features an accurate threshold of 1.2V typical as well as an adjustable hysteresis. With this feature, the converter can generate a power supply rail by extracting energy from a storage capacitor fed from high impedance sources such as solar panels or current loops. With its DCS - Control TM scheme the converter provides power save mode operation to maintain highest efficiency over the entire load current range. At light loads the converter operates in PFM mode (pulse frequency modulation) and transitions seamlessly and automatically in PWM (pulse width modulation) mode at higher load currents. The DCS - Control<sup>TM</sup> scheme is optimized for low output ripple voltage in PFM mode in order to reduce output noise to a minimum and features excellent AC load regulation. An open drain power good output indicates once the output voltage is in regulation.







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION

| TA            | PART NUMBER <sup>(1)</sup> | V <sub>OUT</sub> | PACKAGE MARKING |
|---------------|----------------------------|------------------|-----------------|
| 40%C to 05%C  | TPS62125                   | adjustable       | SAQ             |
| –40°C to 85°C | TPS62126 <sup>(2)</sup>    | 1.8V             | TBD             |

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com

## **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

|  |                         | VALUE |                       | UNIT |
|--|-------------------------|-------|-----------------------|------|
|  |                         | MIN   | MAX                   |      |
|  | VIN                     | - 0.3 | 20                    | V    |
|  | SW                      | - 0.3 | 20                    | V    |
| Dia valta sa sa sa (2)                                 | EN                      | - 0.3 | V <sub>IN</sub> +0.3V | V    |
| Pin voltage range (2)                                  | FB                      | - 0.3 | 3.6                   | V    |
|  | VOS, PG                 | - 0.3 | 12                    | V    |
|  | EN_hys                  | - 0.3 | 7                     | V    |
| Power Good sink current                                | I <sub>PG</sub>         |       | 10                    | mA   |
| EN_hys sink current                                    | I <sub>EN_hys</sub>     |       | 3                     |      |
|  | HBM Human body model    |       | 2                     | 137  |
| ESD rating <sup>(3)</sup>                              | CDM Charge device model |       | 1                     | kV   |
|  | Machine model           |       | 100                   | V    |
| Maximum operating junction temperature, T <sub>J</sub> |                         | -40   | 125                   | °C   |
| Storage temperature ra                                 | ange, T <sub>stg</sub>  | -65   | 150                   | °C   |

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

### THERMAL INFORMATION

|                       |  | TPS62125 |       |
|-----------------------|--|----------|-------|
|                       | THERMAL METRIC <sup>(1)</sup>                | DSG      | UNITS |
|                       |  | 8 PINS   |       |
| $\theta_{JA}$         | Junction-to-ambient thermal resistance       | 65.2     |       |
| θ <sub>JC(top)</sub>  | Junction-to-case(top) thermal resistance     | 93.3     |       |
| $\theta_{JB}$         | Junction-to-board thermal resistance         | 30.1     | 20044 |
| Ψлт                   | Junction-to-top characterization parameter   | 0.5      | °C/W  |
| ΨЈВ                   | Junction-to-board characterization parameter | 47.4     |       |
| $\theta_{JC(bottom)}$ | Junction-to-case(bottom) thermal resistance  | 7.2      |       |

(1) For more information about traditional and new thermal metrics, see the IC PackageThermal Metrics application report, SPRA953

<sup>(2)</sup> samples available, contact TI for further information

<sup>(2)</sup> All voltage values are with respect to network ground terminal GND.

<sup>(3)</sup> The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin. The machine model is a 200-pF capacitor discharged directly into each pin.



## RECOMMENDED OPERATING CONDITIONS

|  |                               | MIN | NOM MA | X UNIT  |
|--|-------------------------------|-----|--------|---------|
| Supply voltage V <sub>IN</sub>   | upply voltage V <sub>IN</sub> |     |        | 7 V     |
| Output current capability  | $3V \le V_{IN} < 6V$          |     | 20     |         |
|  | 6V ≤ V <sub>IN</sub> ≤ 17V    |     | 30     | mA<br>0 |
| Operating ambient temperature T <sub>A</sub> <sup>(1)</sup> , (Unless Otherwise Noted) |                               | -40 | 8      | 5 °C    |
| Operating junction temperature range, T <sub>J</sub>                                   |                               |     | 12     | 5 °C    |

<sup>(1)</sup> In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T<sub>A(max)</sub>) is dependent on the maximum operating junction temperature (T<sub>J(max)</sub>) and the maximum power dissipation of the device in the application (P<sub>D(max)</sub>). see the IC Package Thermal Metrics application report, SPRA953.

## **ELECTRICAL CHARACTERISTICS**

 $T_A = -40$  °C to 85 °C, typical values are at  $T_A = 25$  °C (unless otherwise noted),  $V_{IN} = 12$  V

|                         | PARAMETER   | TEST CONDITIONS  | MIN  | TYP  | MAX  | UNIT |
|-------------------------|---|--|------|------|------|------|
| SUPPLY                  |   |  |      |      | · ·  |      |
| V <sub>IN</sub>         | Input voltage range <sup>(1)</sup>                          |  | 3.0  |      | 17   | V    |
| V <sub>OUT</sub>        | Output voltage range  |  | 1.2  |      | 10   | V    |
|                         |   | I <sub>OUT</sub> = 0mA, Device not switching, EN = V <sub>IN</sub> , regulator sleeps  |      | 13   | 23   | μΑ   |
| $I_Q$                   | Quiescent current   | $I_{OUT}$ = 0mA, Device switching, $V_{IN}$ = 7.2V, $V_{OUT}$ = 1.2V, L = 22 $\mu$ H   |      | 14   |      |      |
|                         |   | V <sub>IN</sub> = 5V, EN = 1.1V, enable comparator active, device DC/DC converter off  |      | 6    | 11   | μA   |
| I <sub>Active</sub>     | Active mode current consumption                             | $V_{IN} = 5 \text{ V} = V_{OUT}$ , $T_A = 25^{\circ}\text{C}$ , high-side MOSFET switch fully turned on (100% Mode)  |      | 230  | 275  | μΑ   |
| I <sub>SD</sub>         | Shutdown current <sup>(2)</sup>                             | Enable comparator off, EN < 0.4V,<br>V <sub>OUT</sub> = SW = 0 V, V <sub>IN</sub> = 5V   |      | 0.35 | 2.4  | μΑ   |
|                         | Hadamakan hadamakan hada                                    | Falling V <sub>IN</sub>  |      | 2.8  | 2.85 | V    |
| $V_{UVLO}$              | Undervoltage lockout threshold                              | Rising V <sub>IN</sub>   |      | 2.9  | 2.95 | V    |
| ENABLE CO               | OMPARATOR THRESHOLD AND HYS                                 | STERESIS (EN, EN_hys)  |      |      |      |      |
| V <sub>TH EN ON</sub>   | EN pin threshold rising edge                                |  | 1.16 | 1.20 | 1.24 | V    |
| V <sub>TH EN OFF</sub>  | EN pin threshold falling edge                               | 3.0 V ≤ V <sub>IN</sub> ≤ 17V  | 1.12 | 1.15 | 1.19 | V    |
| V <sub>TH EN Hys</sub>  | EN pin hysteresis   |  |      | 50   |      | mV   |
| I <sub>IN EN</sub>      | Input bias current into EN pin                              | EN = 1.3V  |      | 0    | 50   | nA   |
| V <sub>EN_hyst</sub>    | EN_hys pin output low                                       | I <sub>EN hyst</sub> = 1mA, EN = 1.1V  |      |      | 0.4  | V    |
| I <sub>IN EN_hyst</sub> | Input bias current into EN_hyst pin                         | EN_hyst = 1.3V   |      | 0    | 50   | nA   |
| POWER SW                | /ITCH   |  |      |      |      |      |
|                         |   | V <sub>IN</sub> = 3 V, I = 100mA   |      | 2.4  | 4    |      |
| _                       | high-side MOSFET on-resistance                              | V <sub>IN</sub> = 12V, I = 100mA   |      | 1.5  | 2.6  | •    |
| R <sub>DS(ON)</sub>     |   | V <sub>IN</sub> = 3V, I = 100mA  |      | 0.75 | 1.3  | Ω    |
|                         | low-side MOSFET on-resistance                               | V <sub>IN</sub> = 12V, I = 100mA   |      | 0.6  | 1    |      |
| I <sub>LIMF</sub>       | Switch current limit high-side MOSFET                       | V <sub>IN</sub> = 12V  | 600  | 750  | 900  | mA   |
| _                       | Thermal shutdown  | Increasing junction temperature  |      | 150  |      | °C   |
| T <sub>SD</sub>         | Thermal shutdown hysteresis Decreasing junction temperature |  |      | 20   |      | °C   |
| OUTPUT                  | ·   | •  | 1    |      | ļ    |      |
| t <sub>ONmin</sub>      | Minimum ON time   | V <sub>IN</sub> = 5V, V <sub>OUT</sub> = 2.5 V   |      | 500  |      | ns   |
| t <sub>OFFmin</sub>     | Minimum OFF time  | V <sub>IN</sub> = 5 V  |      | 60   |      | ns   |
|                         | 1   | The state of the s | 1    |      |      |      |

<sup>(1)</sup> The part is functional down to the falling UVLO (Under Voltage Lockout) threshold

<sup>(2)</sup> Current into VIN pin



## **ELECTRICAL CHARACTERISTICS (continued)**

 $T_A = -40^{\circ}\text{C}$  to 85°C typical values are at  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted).  $V_{\text{IN}} = 12\text{V}$ 


|                     | PARAMETER                                     | TEST CONDITIONS  | MIN  | TYP    | MAX  | UNIT |
|---------------------|---|--|------|--------|------|------|
| V <sub>REF_FB</sub> | Internal reference voltage of error amplifier |  |      | 0.808  |      | V    |
|                     | Feedback voltage accuracy                     | Referred to internal reference (V <sub>REF_FB</sub> )                          | -2.5 | 0      | 2.5  | %    |
| $V_{FB}$            | Feedback voltage line regulation              | $I_{OUT} = 100$ mA, $5$ V $\leq$ $V_{IN} \leq$ 17V, $V_{OUT} = 3.3$ V $^{(3)}$ |      | -0.05  |      | %/V  |
|                     | Feedback voltage load regulation              | $V_{OUT} = 3.3V$ ; $I_{OUT} = 1$ mA to 300mA, $V_{IN} = 12V^{(3)}$             |      | -0.004 |      | %/mA |
| I <sub>IN_FB</sub>  | Input bias current into FB pin                | V <sub>FB</sub> = 0.8 V  |      | 0      | 50   | nA   |
| t <sub>Start</sub>  | Regulator start-up time                       | r start-up time Time from EN high to device starts switching, $V_{IN} = 5V$ 50 |      |        | μs   |      |
| t <sub>Ramp</sub>   | Output voltage ramp time                      | Time to ramp up V <sub>OUT</sub> = 1.8V, no load                               |      | 200    |      |      |
| I <sub>LK_SW</sub>  | Leakage current into SW pin (4)               | VOS = V <sub>IN</sub> = V <sub>SW</sub> = 1.8 V, EN = GND, device in           |      | 1.8    | 2.85 | μΑ   |
| I <sub>IN_VOS</sub> | Bias current into VOS pin                     | shutdown mode.   |      | 0      | 50   | nA   |
| POWER G             | OOD OUTPUT (PG)                               |  |      |        |      |      |
| 17                  | Davier Cood through old valte as              | Rising V <sub>FB</sub> feedback voltage  | 93   | 95     | 97   | %    |
| $V_{TH\_PG}$        | Power Good threshold voltage                  | Falling V <sub>FB</sub> feedback voltage                                       |      | 90     | 93   | %    |
| V <sub>OL</sub>     | PG pin Output low voltage                     | Current into PG pin I <sub>PG</sub> = 0.4mA                                    |      |        | 0.3  | V    |
| V <sub>OH</sub>     | PG pin Output high voltage                    | Open drain output, external pull up resistor                                   |      |        | 10   | V    |
| I <sub>IN_PG</sub>  | Bias current into PG pin                      | V <sub>(PG)</sub> = 3V, EN = 1.3V, FB = 0.85 V                                 |      | 0      | 50   | nA   |

<sup>(3)</sup> VOUT = 3.3V, L =  $15\mu$ H,  $C_{OUT} = 10\mu$ F (4) An internal resistor divider network with typ.  $1M\Omega$  total resistance is connected between SW pin and GND.



## **DEVICE INFORMATION**

## **PIN ASSIGNMENTS**




## **PIN FUNCTIONS**


|        | PIN                    |     | DESCRIPTION   |
|--------|------------------------|-----|---|
| NAME   | NO.                    | I/O | DESCRIPTION   |
| GND    | 1                      | PWR | GND supply pin.   |
| VIN    | 2                      | PWR | V <sub>IN</sub> power supply pin.   |
| EN     | 3                      | IN  | Input pin for the enable comparator. Pulling this pin to GND turns the device into shutdown mode. The DC/DC converter is enabled once the rising voltage on this pin trips the enable comparator threshold, V <sub>TH EN ON</sub> of typ. 1.2V. The DC/DC converter is turned off once a falling voltage on this pin trips the threshold, V <sub>TH EN OFF</sub> of typ. 1.15V. The comparator threshold can be increased by connecting an external resistor to pin EN_hys. See also application section. This pin must be terminated.  |
| EN_hys | 4                      | OUT | Enable Hysteresis Open-Drain Output. This pin is pulled to GND when the voltage on the EN pin is below the comparator threshold $V_{TH\ EN\ ON}$ of typ. 1.2V and the comparator has not yet tripped. The pin is high impedance once the enable comparator has tripped and the voltage at the pin EN is above the threshold $V_{TH\ EN\ OF}$ . The pin is pulled to GND once the falling voltage on the EN pin trips the threshold $V_{TH\ EN\ OFF}$ (1.15V typ.). This pin can be used to increase the hysteresis of the enable comparator. If not used, tie this pin to GND, or leave it open.  |
| FB     | 5                      | IN  | This is the feedback pin for the regulator. An external resistor divider network connected to this pin sets the output voltage. In case of fixed output voltage option, the resistor divider is integrated and the pin need to be connected directly to the output voltage.   |
| VOS    | 6                      | IN  | This is the output voltage sense pin for the DCS - Control <sup>TM</sup> circuitry. This pin must be connected to the output voltage of the DC/DC converter.  |
| SW     | 7                      | OUT | This is the switch pin and is connected to the internal MOSFET switches. Connect the inductor to this pin. Do not tie this pin to VIN, VOUT or GND.   |
| PG     | 8                      | OUT | Open drain power good output. This pin is internally pulled to GND when the device is disabled or the output voltage is below the PG threshold. The pin is floating when the output voltage is in regulation and above the PG threshold. For Power Good indication, the pin can be connected via a pull up resistor to a voltage rail up to 10V. The pin can sink a current up to 0.4mA and maintain the specified high / low voltage levels. It can be used to discharge the output capacitor with up to 10mA. In this case the current into the pin must be limited with an appropriate pull up resistor. More details can be found in the application section. If not used, leave the pin open, or connect to GND. |
|        | Exposed<br>Thermal PAD |     | Exposed Thermal Pad. This pad must be connected to GND.   |



#### **FUNCTIONAL BLOCK DIAGRAM**



## PARAMETER MEASUREMENT INFORMATION



L: LPS3314 10 $\mu$ H, 15 $\mu$ H, LPS4018 22 $\mu$ H, VLF302515 15 $\mu$ H

 $C_{IN}$  /  $C_{OUT}$ : 10 $\mu$ F 0805/25V GRM21BR61E106

 $22\mu F$  GRM31CR61 16V X5R,  $10\mu F$  GRM21B 16V X5R



## **TYPICAL CHARACTERISTICS**

## **Table 1. Table Of Graphs**

| Figure 5,<br>Figure 11<br>Figure 6,<br>Figure 12 |
|--|
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |






Figure 1. Efficiency vs. Output Current V<sub>OUT</sub> = 1.8V




Figure 3. Efficiency vs. Output current,  $V_{OUT} = 3.3V$ 




Figure 2. Efficiency vs. Input Voltage, V<sub>OUT</sub> = 1.8V




Figure 4. Efficiency vs. Input voltage, V<sub>OUT</sub> = 3.3V






Figure 5. Efficiency vs. Output Current,  $V_{OUT} = 5V$ 




Figure 7. Efficiency vs. Output current,  $V_{OUT} = 6.8V$ 




Figure 6. Efficiency vs. Input Voltage, V<sub>OUT</sub> = 5V




Figure 8. Efficiency vs. Input Voltage,  $V_{OUT} = 6.8V$ 







Figure 9. Efficiency vs. Output Current, V<sub>OUT</sub> = 8V






Figure 11. Efficiency vs. Output Current, V<sub>OUT</sub> = 10V




Figure 12. Efficiency vs. Input Voltage,  $V_{OUT} = 10V$ 

Submit Documentation Feedback

Copyright © 2012–2013, Texas Instruments Incorporated






Figure 13. Output Voltage vs. Output Current,  $V_{OUT} = 3.3V$ 




Figure 15. Output Voltage vs. Output current,  $V_{OUT} = 5.0V$ 




Figure 14. Output Voltage vs. Input Voltage,  $V_{OUT} = 3.3V$ 




Figure 16. Output Voltage vs. Input Voltage, V<sub>OUT</sub> = 5V






Figure 17. Output Voltage vs. Output Current, V<sub>OUT</sub> = 6.7V




Figure 19. Output Voltage vs. Output Current, V<sub>OUT</sub> = 8V




Figure 18. Output voltage vs. Input voltage, V<sub>OUT</sub> = 6.7V




Figure 20. Output Voltage vs. Input Voltage, V<sub>OUT</sub> = 8V






Figure 21. Output Ripple Voltage vs. Output Current,  $V_{OUT} = 3.3V$ 




Figure 23. Switch Frequency vs. Output Current,  $V_{OUT}$  5.0V




Figure 22. Switch Frequency vs. Output Current,  $V_{OUT} = 3.3V$ 




Figure 24. Switch Frequency vs. Output Current,  $V_{OUT} = 8V$ 






Figure 25. Shutdown Current vs. Input Voltage




Figure 27. Quiescent Current vs. EN Voltage, rising V<sub>EN</sub>




Figure 26. Quiescent Current vs. Input Voltage




Figure 28. Quiescent Current vs.  $V_{\text{EN}}$  Voltage, falling  $V_{\text{EN}}$ 






Figure 29. EN Comparator Thresholds vs. Input Voltage




Figure 31. R<sub>DSON</sub> Low Side Switch (Rectifier)




Figure 30. R<sub>DSON</sub> High Side Switch




Figure 32. Power Save Mode V<sub>OUT</sub>=3.3V, I<sub>OUT</sub> = 1mA







Figure 33. PWM Mode  $V_{OUT}$ = 3.3V,  $I_{OUT}$  = 100mA






Figure 35. AC Load Regulation, V<sub>OUT</sub> = 3.3V




Figure 36. Load Transient 1mA to 50mA, V<sub>OUT</sub> = 5V




Figure 37. Load Transient 10mA to 200mA, V<sub>OUT</sub> = 5V





Figure 38. AC Load Regulation V<sub>OUT</sub> = 5V










Figure 39. Line transient response  $V_{IN} = 9V$  to 12V

Figure 40. V<sub>IN</sub> Hotplug overshoot








Figure 42. Short circuit and overcurrent protection




Figure 43. Input supply voltage supervisor (SVS),  $V_{OUT} = 5.0V$ 





Figure 44. Operation with EN =  $V_{IN}$ ,  $V_{IN}$  tracks  $V_{OUT}$ 








Figure 45. 0.5mA current source, 20mA pulse load

Figure 46. Startup 1.8V V<sub>OUT</sub>





Figure 47. Startup 3.3V V<sub>OUT</sub>

Figure 48. Startup 5.0V V<sub>OUT</sub>










Figure 50. V<sub>OUT</sub> Ramp up/down with EN on/off










Figure 52.  $V_{OUT}$  ramp down with falling  $V_{IN}$ , schematic Figure Figure 60



#### **DETAILED DESCRIPTION**

## DCS - Control™

The TPS62125 high efficiency synchronous switch mode buck converter includes TI's DCS - Control™ (Direct Control with Seamless Transition into Power Save Mode), an advanced regulation topology, which combines the advantages of hysteretic and voltage mode control. Characteristics of DCS - Control™ are excellent AC load regulation and transient response, low output ripple voltage and a seamless transition between PFM and PWM mode operation.

DCS - Control<sup>TM</sup> includes an AC loop which senses the output voltage (VOS pin) and directly feeds the information to a fast comparator stage. This comparator sets the switching frequency, which is constant for steady state operating conditions, and provides immediate response to dynamic load changes. In order to achieve accurate DC load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low ESR capacitors. The DCS - Control<sup>TM</sup> topology supports PWM (Pulse Width Modulation) mode for medium and high load conditions and a Power Save Mode at light loads. During PWM mode, it operates in continuous conduction. The switch frequency is up to 1MHz with a controlled frequency variation depending on the input voltage. If the load current decreases, the converter seamless enters Power Save Mode to maintain high efficiency down to very light loads. In Power Save Mode the switching frequency varies linearly with the load current. Since DCS - Control<sup>TM</sup> supports both operation modes within one single building block, the transition from PWM to Power Save Mode is seamless without effects on the output voltage. The TPS62125 offers both excellent DC voltage and superior load transient regulation, combined with very low output voltage ripple, minimizing interference with RF circuits.

At high load currents the converter operates in quasi fixed frequency PWM mode operation and at light loads in PFM (Pulse Frequency Modulation) mode to maintain highest efficiency over the full load current range. In PFM Mode, the device generates a single switching pulse to ramp up the inductor current and recharge the output capacitor, followed by a sleep period where most of the internal circuits are shutdown to achieve a quiescent current of typically 13µA. During this time, the load current is supported by the output capacitor. The duration of the sleep period depends on the load current and the inductor peak current.

#### **Pulse Width Modulation (PWM) Operation**

The TPS62125 operates with pulse width modulation in continuous conduction mode (CCM) with a nominal switching frequency of about 1MHz. The frequency variation in PWM mode is controlled and depends on VIN, VOUT and the inductance. The device operates in PWM mode as long the output current is higher than half the inductor's ripple current. To maintain high efficiency at light loads, the device enters Power Save Mode at the boundary to discontinuous conduction mode (DCM). This happens if the output current becomes smaller than half the inductor's ripple current.

### **Power Save Mode**

With decreasing load current, the TPS62125 transitions seamlessly from PWM Mode to Power Save Mode once the inductor current becomes discontinuous. This ensures a high efficiency at light loads. In Power Save Mode the converter operates in Pulse Frequency Modulation (PFM Mode) and the switching frequency decreases linearly with the load current. DCS - Control<sup>TM</sup> features a small and predictable output voltage ripple in Power Save Mode. The transition between PWM Mode and Power Save Mode occurs seamlessly in both directions.

The minimum On Time T<sub>ONmin</sub> for a single pulse can be estimated by:

$$T_{ON} = \frac{V_{OUT}}{V_{IN}} \times 1\mu s \tag{1}$$

Therefore the peak inductor current in PFM mode is approximately:

$$I_{LPFMpeak} = \frac{(V_{IN} - V_{OUT})}{L} \times T_{ON}$$
 (2)

The transition from PFM mode to PWM mode operation and back occurs at a load current of approximately  $\frac{1}{2}$  I<sub>LPFMpeak</sub>.

With:



Ton: high-side MOSFET switch on time [µs]

V<sub>IN</sub>: Input voltage [V] V<sub>OUT</sub>: Output voltage [V] L : Inductance [μH]

I<sub>LPFMpeak</sub>: PFM inductor peak current [mA]

The maximum switching frequency can be estimated by:

$$f_{SW \max} \approx \frac{1}{1\mu s} = 1MHz \tag{3}$$

#### 100% DUTY CYCLE LOW DROPOUT OPERATION

The device increases the On Time of the high-side MOSFET switch as the input voltage comes close to the output voltage in order to keep the output voltage in regulation. This reduces the switching frequency.

With further decreasing input voltage VIN, the high-side MOSFET switch is turned on completely. In this case, the converter provides a low input-to-output voltage difference. This is particularly useful in applications with a widely variable supply voltage to achieve longest operation time by taking full advantage of the whole supply voltage span.

The minimum input voltage to maintain output voltage regulation depends on the load current and output voltage, and can be calculated as:

$$V_{\text{Im}\,in} = V_{OUT\,\text{min}} + I_{OUT} \times (R_{DSON\,\text{max}} + R_L) \tag{4}$$

With:

 $I_{OUT}$  = output current

 $R_{DS(ON)max}$  = maximum high side switch  $R_{DS(ON)}$ .

 $R_1 = DC$  resistance of the inductor

V<sub>OLITmin</sub> = minimum output voltage the load can accept

#### UNDER-VOLTAGE LOCKOUT

In addition to the EN Comparator, the device includes an under-voltage lockout circuit which prevents the device from misoperation at low input voltages. Both circuits are fed to an AND gate and prevents the converter from turning on the high-side MOSFET switch or low-side MOSFET under undefined conditions. The UVLO threshold is set to 2.9V typical for rising  $V_{\text{IN}}$  and 2.8V typical for falling  $V_{\text{IN}}$ . The hysteresis between rising and falling UVLO threshold ensures proper start up. Fully functional operation is permitted for an input voltage down to the falling UVLO threshold level. The converter starts operation again once the input voltage trips the rising UVLO threshold level and the voltage at the EN pin trips  $V_{\text{TH}}$  EN ON.

#### **SOFT START**

The TPS62125 has an internal soft-start circuit which controls the ramp up of the output voltage and limits the inrush current during start-up. This limits input voltage drop.

The soft-start system generates a monotonic ramp up of the output voltage and reaches an output voltage of 1.8V typ. within 240µs after the EN pin was pulled high. For higher output voltages, the ramp up time of the output voltage can be estimated with a ramp up slew rate of about 12mV/us. TPS62125 is able to start into a pre biased output capacitor. The converter starts with the applied bias voltage and ramps the output voltage to its nominal value. In case the output voltage is higher than the nominal value, the device starts switching once the output has been discharged by an external load or leakage current to its nominal output voltage value.

During start up the device can provide an output current of half of the high-side MOSFET switch current limit I<sub>LIMF</sub>. Large output capacitors and high load currents may exceed the current capability of the device during start up. In this case the start up ramp of the output voltage will be slower.



## **ENABLE COMPARATOR (EN / EN\_hys)**

The EN pin is connected to an On/Shutdown detector (ON/SD) and an input of the Enable Comparator. With a voltage level of 0.4V or less at the EN pin, the ON/SD detector turns the device into Shutdown mode and the quiescent current is reduced to typically 350nA. In this mode the EN comparator as well the entire internal-control circuitry are switched off. A voltage level of typ. 900mV (rising) at the EN pin triggers the ON/Shutdown detector and activates the internal reference VREF (Typ.1.2V), the EN comparator and the UVLO comparator. In applications with slow rising voltage levels at the EN pin, the quiescent current profile before this trip point needs to be considered, see Figure 27. Once the ON/SD detector has tripped, the quiescent current consumption of the device is typ. 6 $\mu$ A. The TPS62125 starts regulation once the voltage at the EN pin trips the threshold V<sub>EN\_TH ON</sub> (typ. 1.2V) and the input voltage is above the UVLO threshold. It enters softstart and ramps up the output voltage. For proper operation, the EN pin must be terminated and must not be left floating. The quiescent current consumption of the TPS62125 is typ. 13 $\mu$ A under no load condition (not switching). See Figure 25. The DC/DC regulator stops operation once the voltage on the EN pin falls below the threshold V<sub>EN\_TH OFF</sub> (typ. 1.15V) or the input voltage falls below UVLO threshold. The enable comparator features a built in hysteresis of typ. 50mV. This hysteresis can be increased with an external resistor connected to pin EN\_hys. See more details in application information section.

## POWER GOOD OUTPUT / OUTPUT DISCHARGE (PG)

The Power Good Output (PG pin) is an open drain output. The circuit is active once the device is enabled. It is driven by an internal comparator connected to the FB pin voltage and an internal reference. The PG output provides a high level (open drain high impedance) once the feedback voltage exceeds typical 95% of its nominal value. The PG output is driven to low level once the FB pin voltage falls below typ. 90% of its nominal value  $V_{REF\_FB}$ . The PG output goes high (high impedance) with a delay of typically 2 $\mu$ s. A pull up resistor is needed to generate a high level. The PG pin can be connected via a pull up resistors to a voltage up to 10V. This pin can also be used to discharge the output capacitor. See section Application Information for more details.

The PG output is pulled low if the voltage on the EN pin falls below the threshold  $V_{EN\_TH\ OFF}$  or the input voltage is below the undervoltage lockout threshold UVLO.

#### SHORT-CIRCUIT PROTECTION

The TPS62125 integrates a high-side MOSFET switch current limit,  $I_{LIMF}$ , to protect the device against a short circuit. The current in the high-side MOSFET switch is monitored by a current limit comparator and once the current reaches the limit of  $I_{LIMF}$ , the high-side MOSFET switch is turned off and the low-side MOSFET switch is turned on to ramp down the inductor current. The high-side MOSFET switch is turned on again once the zero current comparator trips and the inductor current has become zero. In this case, the output current is limited to half of the high-side MOSFET switch current limit,  $\frac{1}{2}I_{LIMF}$ , typ. 300mA.

#### THERMAL SHUTDOWN

As soon as the junction temperature,  $T_J$ , exceeds 150°C (typical) the device goes into thermal shutdown. In this mode, the high-side and low-side MOSFETs are turned-off. The device continues its operation when the junction temperature falls below the thermal shutdown hysteresis.



#### APPLICATION INFORMATION

#### **OUTPUT VOLTAGE SETTING**

The output voltage can be calculated by:

$$\begin{split} V_{OUT} &= V_{REF\_FB} \times \left(1 + \frac{R_1}{R_2}\right) \\ V_{OUT} &= 0.8V \times \left(1 + \frac{R_1}{R_2}\right) \\ R_1 &= R_2 \times \left(\frac{V_{OUT}}{0.8V} - 1\right) \end{split}$$

(5)

The internal reference voltage for the error amplifier,  $V_{REF\_FB}$ , is nominal 0.808V. However for the feedback resistor divider selection, it is recommended to use the value 0.800V as the reference. Using this value, the output voltage sets 1% higher and provides more headroom for load transients as well for line and load regulation. The current through the feedback resistors  $R_1$  and  $R_2$  should be higher than 1 $\mu$ A. In applications operating over full temperature range or in noisy environments, this current may be increased for robust operation. However, higher currents through the feedback resistors impact the light load efficiency of the converter.

Table 2 shows a selection of suggested values for the feedback divider network for most common output voltages.

Table 2. Suggested Values for Feedback Divider Network

| Output Voltage | 1.2V | 1.8V | 3.3V | 5V   | 6.7V | 8V   |
|----------------|------|------|------|------|------|------|
| R1 [kΩ]        | 180  | 300  | 1800 | 1100 | 1475 | 1800 |
| R2 [kΩ]        | 360  | 240  | 576  | 210  | 200  | 200  |

#### **ENABLE THRESHOLD AND HYSTERESIS SETTING**




Figure 53. Using the Enable Comparator Threshold and Hysteresis for an input SVS (supply voltage supervisor)

The enable comparator can be used as an adjustable input supply voltage supervisor (SVS) to start and stop the DC/DC converter depending on the input voltage level. The input voltage level,  $V_{IN\_startup}$ , at which the device starts up is set by the resistors  $R_{EN1}$  and  $R_{EN2}$  and can be calculated by :

$$V_{IN\_startup} = V_{EN\_TH\_ON} \times \left(1 + \frac{R_{EN1}}{R_{EN2}}\right) = 1.2V \times \left(1 + \frac{R_{EN1}}{R_{EN2}}\right)$$
(6)

The resistor values R<sub>EN1</sub> and R<sub>EN2</sub> can be calculated by:

$$R_{EN1} = R_{EN2} \times \left(\frac{V_{IN\_startup}}{V_{EN\_TH\_ON}} - 1\right) = R_{EN2} \times \left(\frac{V_{IN\_startup}}{1.2V} - 1\right)$$
(7)

$$R_{EN2} = \frac{R_{EN1}}{\left(\frac{V_{IN\_startup}}{V_{EN\_TH\_ON}} - 1\right)} = \frac{R_{EN1}}{\left(\frac{V_{IN\_startup}}{1.2V} - 1\right)}$$
(8)

The input voltage level  $V_{IN\_stop}$  at which the device will stop operation is set by  $R_{EN1}$ ,  $R_{EN2}$  and  $R_{EN}$  and can be calculated by:

$$V_{IN\_stop} = V_{EN\_TH\_OFF} \times \left(1 + \frac{R_{EN1}}{R_{EN2} + R_{EN\_hys}}\right) = 1.15V \times \left(1 + \frac{R_{EN1}}{R_{EN2} + R_{EN\_hys}}\right)$$
(9)

The resistor value R<sub>EN\_hys</sub>can be calculated according to:

$$R_{EN\_hys} = \frac{R_{EN1}}{\left(\frac{V_{IN\_stop}}{V_{EN\_TH\_OFF}} - 1\right)} - R_{EN2} = \frac{R_{EN1}}{\left(\frac{V_{IN\_stop}}{1.15V} - 1\right)} - R_{EN2}$$
(10)

The current through the resistors  $R_{\text{EN1}}$ ,  $R_{\text{EN2}}$  and  $R_{\text{EN HYS}}$  should be higher than 1µA. In applications operating over the full temperature range and in noisy environments, the resistor values can be reduced to smaller values.






Figure 54. Using the EN comparator as input SVS for proper V<sub>OUT</sub> ramp up

## POWER GOOD (PG) PULL UP / OUTPUT DISCHARGE RESISTOR

The Power Good open collector output needs an external pull up resistor to indicate a high level. The pull up resistor can be connected to a voltage level up to 10V. The output can sink current up to 0.4mA with specifed output low level of less than 0.3V. The lowest value for the pull up resistor can be calculated by:

$$R_{Pullup\,\min} = \frac{V_{OUT} - 0.3V}{0.0004A} \tag{11}$$




Figure 55. PG open collector output

The PG pin can be used to discharge the output capacitor. The PG output has an internal resistance R<sub>IPG</sub>of typical  $600\Omega$  and minimum  $400\Omega$ . The maximum sink current into the PG pin is 10mA. In order to limit the discharge current to the maximum allowable sink current into the PG pin, the external pull up resistor R<sub>Pull up</sub> can be calculated to:

$$R_{Pullup \min} = \frac{V_{OUT}}{I_{PG\_\max}} - R_{IPG\_\min} = \frac{V_{OUT}}{0.01A} - 400\Omega$$
(12)

In case a negative value is calculated, the external pull up resistor can be removed and the PG pin can be directly connected to the output.

> Submit Documentation Feedback Product Folder Links: TPS62125



## **OUTPUT FILTER DESIGN (INDUCTOR AND OUTPUT CAPACITOR)**

The external components have to fulfill the needs of the application, but also the stability criteria of the devices control loop. The TPS62125 is optimized to work within a range of L and C combinations. The LC output filter inductance and capacitance have to be considered together, creating a double pole, responsible for the corner frequency of the converter. Table 3 can be used to simplify the output filter component selection.

**Table 3. Recommended LC Output Filter Combinations** 

| Inductor Value      |      | Output Capacito              | or Value [µF] <sup>(2)</sup> |      |
|---------------------|------|------------------------------|------------------------------|------|
| [µH] <sup>(1)</sup> | 10μF | 2 x 10μF                     | 22µF                         | 47µF |
| ·                   |      | V <sub>OUT</sub> 1.2V - 1.8V |                              |      |
| 15                  | √    | V                            | V                            | √    |
| 22                  | √(3) | √                            | √                            | √    |
| !                   |      | VOUT 1.8V - 3.3V             | ·                            |      |
| 15                  | √(3) | V                            | V                            | √    |
| 22                  | √(3) | V                            | V                            | √    |
| 1                   |      | VOUT 3.3V - 5V               | 1                            |      |
| 10                  |      | V                            | V                            | √    |
| 15                  |      | √(3)                         | √(3)                         | √    |
| 22                  |      |                              |                              |      |
| 1                   |      | VOUT 5V - 10V                | 1                            |      |
| 10                  |      | √(3)                         | √(3)                         | √    |
| 15                  |      | √                            | V                            | √    |
| 22                  |      | V                            | V                            | √    |

- (1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by 20% and -30%.
- (2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by 20% and -50%.
- (3) This LC combination is the standard value and recommended for most applications.

More detailed information on further LC combinations can be found in application note SLVA515.

#### INDUCTOR SELECTION

The inductor value affects its peak-to-peak ripple current, the PWM-to-PFM transition point, the output voltage ripple and the efficiency. The selected inductor has to be rated for its DC resistance and saturation current. The inductor ripple current ( $\Delta I_L$ ) decreases with higher inductance and increases with higher  $V_{IN}$  or  $V_{OUT}$  and can be estimated according to Equation 13.

Equation 14 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 14. This is recommended because during heavy load transient the inductor current will rise above the calculated value. A more conservative way is to select the inductor saturation current according to the high-side MOSFET switch current limit I<sub>LIME</sub>.

$$\Delta I_L = \frac{\left(V_{\text{IN}} - V_{\text{OUT}}\right)}{L} \times T_{\text{ON}}$$
(13)

$$I_{Lmax} = I_{outmax} + \frac{\Delta I_{L}}{2}$$
(14)

With:

 $T_{ON}$  = see equation (3)

L = Inductance

 $\Delta I_L$  = Peak to Peak inductor ripple current

I<sub>I max</sub> = Maximum Inductor current



In DC/DC converter applications, the efficiency is essentially affected by the inductor AC resistance (i.e. quality factor) and by the inductor DCR value. To achieve high efficiency operation, care should be taken in selecting inductors featuring a quality factor above 25 at the switching frequency. Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

The total losses of the coil consist of both the losses in the DC resistance (R<sub>DC</sub>) and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- Radiation losses

The following inductor series from different suppliers have been used with the TPS62125.

| INDUCTANCE<br>[µH] | DCR [Ω]             | DIMENSIONS<br>[mm <sup>3</sup> ] | INDUCTOR<br>TYPE | SUPPLIER  |  |  |
|--------------------|---------------------|----------------------------------|------------------|-----------|--|--|
| 10 / 15            | 0.33 max / 0.44 max | 3.3 x 3.3 x 1.4                  | LPS3314          | Coilcraft |  |  |
| 22                 | 0.36 max            | 3.9 x 3.9 x 1.8                  | LPS4018          | Coilcraft |  |  |
| 15                 | 0.33 max            | 3.0 x 2.5 x 1.5                  | VLF302515        | TDK       |  |  |
| 10/15              | 0.44 max / 0.7 max  | 3.0 x 3.0 x 1.5                  | LPS3015          | Coilcraft |  |  |
| 10                 | 0.38 typ.           | $3.2 \times 2.5 \times 1.7$      | LQH32PN          | Murata    |  |  |

Table 4. List of Inductors

#### **OUTPUT CAPACITOR SELECTION**

Ceramic capacitors with low ESR values provide the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies.

At light load currents the converter operates in Power Save Mode and the output voltage ripple is dependent on the output capacitor value and the PFM peak inductor current. Higher output capacitor values minimize the voltage ripple in PFM Mode and tighten DC output accuracy in PFM Mode. In order to achieve specified regulation performance and low output voltage ripple, the DC-bias characteristic of ceramic capacitors must be considered. The effective capacitance of ceramic capacitors drops with increasing DC - bias Voltage. Due to this effect, it is recommended for output voltages above 3.3V to use at least 1 x  $22\mu$ F or 2 x  $10\mu$ F ceramic capacitors on the output.

### INPUT CAPACITOR SELECTION

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. For most applications, a  $10\mu F$  ceramic capacitor is recommended. The voltage rating and DC bias characteristic of ceramic capacitors need to be considered. The input capacitor can be increased without any limit for better input voltage filtering.

For applications powered from high impedance sources, a tantalum polymer capacitor should be used to buffer the input voltage for the TPS62125. Tantalum polymer capacitors provide a constant capacitance vs. DC bias characteristic compared to ceramic capacitors. In this case, a 10µF ceramic capacitor should be used in parallel to the tantalum polymer capacitor to provide low ESR.

Take care when using only small ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output or  $V_{IN}$  step on the input can induce large ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part by exceeding the maximum ratings. In case the power is supplied via a connector e.g. from a wall adapter, a hot-plug event can cause voltage overshoots on the VIN pin exceeding the absolute maximum ratings and can damage the device, too. In this case a tantalum polymer capacitor or overvoltage protection circuit reduces the voltage overshoot, see Figure 41.

Table 5 shows a list of input/output capacitors.



Table 5. List of Capacitor

| CAPACITANCE<br>[µF] | SIZE             | CAPACITOR TYPE    | USAGE                                 | SUPPLIER |
|---------------------|------------------|-------------------|---------------------------------------|----------|
| 10                  | 0805             | GRM21B 25V X5R    | C <sub>IN</sub> /C <sub>OUT</sub>     | Murata   |
| 10                  | 0805             | GRM21B 16V X5R    | C <sub>OUT</sub>                      | Murata   |
| 22                  | 1206             | GRM31CR61 16V X5R | C <sub>OUT</sub>                      | Murata   |
| 22                  | B2 (3.5x2.8x1.9) | 20TQC22MYFB       | C <sub>IN</sub> / input<br>protection | Sanyo    |

## LAYOUT CONSIDERATIONS

As for all switching power supplies, the layout is an important step in the design. Proper function of the device demands careful attention to PCB layout. Care must be taken in board layout to get the specified performance. If the layout is not carefully done, the regulator could show frequency variations, poor line and/or load regulation, stability issues as well as EMI problems. It is critical to provide a low inductance, low impedance ground path. Therefore, use wide and short traces for the paths conducting AC current of the DC/DC converter. The area of the AC current loop (input capacitor - TPS62125 - inductor - output capacitor) should be routed as small as possible to avoid magnetic field radiation. Therefore the input capacitor should be placed as close as possible to the IC pins as well as the inductor and output capacitor. Use a common Power GND node and a different node for the signal GND to minimize the effects of ground noise. Keep the common path to the GND pin, which returns both the small signal components and the high current of the output capacitors as short as possible to avoid ground noise. A well proven practice is to merge small signal GND and power GND path at the exposed thermal pad. The FB divider network and the FB line should be routed away from the inductor and the SW node to avoid noise coupling. The VOS line should be connected as short as possible to the output, ideally to the VOUT terminal of the inductor. Keep the area of the loop VOS node - inductor - SW node small. The Exposed Thermal Pad must be soldered to the circuit board for mechanical reliability and to achieve appropriate power dissipation.




Figure 56. EVM board Layout

Copyright © 2012–2013, Texas Instruments Incorporated

Product Folder Links: TPS62125



### **TYPACAL APPLICATIONS**




Figure 57. TPS62125 3.3V Output Voltage Configuration




Figure 58. TPS62125 5.0V Output Voltage Configuration




Figure 59. TPS62125 5V VOUT, Start up voltage  $V_{IN\_Start = 10V}$ , Stop voltage  $V_{IN\_Stop} = 6V$ , see Figure 43






Figure 60. TPS62125 operation from a storage capacitor charged from a 0.5mA current source,  $V_{OUT} = 3.3V$ , see Figure 45




Figure 61. 5V to -5V inverter configuration, see SLVA514

## Changes from Revision A (April 2012) to Revision B

Page

- Changed SW pin ABS max rating to 20V (from VIN + 0.3V)





11-Jul-2013

#### PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp       | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|---------------------|--------------|----------------------|---------|
| TPS62125DSGR     | ACTIVE | WSON         | DSG                | 8    | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | SAQ                  | Samples |
| TPS62125DSGT     | ACTIVE | WSON         | DSG                | 8    | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | SAQ                  | Samples |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 11-Jul-2013

## TAPE AND REEL INFORMATION





|    | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device       | Package<br>Type | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS62125DSGR | WSON            | DSG                | 8 | 3000 | 180.0                    | 8.4                      | 2.3        | 2.3        | 1.15       | 4.0        | 8.0       | Q2               |
| TPS62125DSGT | WSON            | DSG                | 8 | 250  | 180.0                    | 8.4                      | 2.3        | 2.3        | 1.15       | 4.0        | 8.0       | Q2               |

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 11-Jul-2013




#### \*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS62125DSGR | WSON         | DSG             | 8    | 3000 | 210.0       | 185.0      | 35.0        |
| TPS62125DSGT | WSON         | DSG             | 8    | 250  | 210.0       | 185.0      | 35.0        |

DSG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice.
- Quad Flatpack, No-Leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-229.



# DSG (S-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4208347/G 08/13

NOTE: All linear dimensions are in millimeters



## DSG (S-PWSON-N8)

## PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>