

www.ti.com

# LOW INPUT VOLTAGE SYNCHRONOUS BOOST CONVERTER WITH 1.3-A SWITCHES

Check for Samples: TPS61200, TPS61201, TPS61202

#### **FEATURES**

- More than 90% Efficiency at
  - 300 mA Output Current at 3.3 V (VIN ≥ 2.4 V)
  - 600 mA Output Current at 5 V (VIN ≥ 3 V)
- Automatic Transition between Boost Mode and Down Conversion Mode
- Device Quiescent Current less than 55 µA
- Startup into Full Load at 0.5 V Input Voltage
- Operating Input Voltage Range from 0.3 V to 5.5 V
- Programmable Undervoltage Lockout Threshold
- Output Short Circuit Protection Under all Operating Conditions
- Fixed and Adjustable Output Voltage Options from 1.8 V to 5.5 V


- Power Save Mode for Improved Efficiency at Low Output Power
- Forced fixed Frequency Operation possible
- Load Disconnect During Shutdown
- Overtemperature Protection
- Small 3 mm x 3 mm SON-10 Package

#### **APPLICATIONS**

- All Single-Cell, Two-Cell and Three-Cell Alkaline, NiCd or NiMH or Single-Cell Li Battery Powered Products
- Fuel Cell And Solar Cell Powered Products
- Portable Audio Players
- PDAs
- Cellular Phones
- Personal Medical Products
- White LED Driver

#### **DESCRIPTION**

The TPS6120x devices provide a power supply solution for products powered by either a single-cell, two-cell, or three-cell alkaline, NiCd or NiMH, or one-cell Li-lon or Li-polymer battery. It is also used in fuel cell or solar cell powered devices where the capability of handling low input voltages is essential. Possible output currents depend on the input to output voltage ratio. The devices provide output currents of up to 600 mA at a 5-V output, while using a single-cell Li-lon or Li-Polymer battery and discharges it down to 2.6 V. The boost converter is based on a fixed frequency, pulse-width-modulation (PWM) controller using synchronous rectification to obtain maximum efficiency. At low load currents, the converter enters the Power Save mode to maintain a high efficiency over a wide load current range. The Power Save mode can be disabled, forcing the converter to operate at a fixed switching frequency. The average input current is limited to a maximum value of 1500 mA. The output voltage is programmed by an external resistor divider, or is fixed internally on the chip. The converter can be disabled to minimize battery drain. During shutdown, the load is completely disconnected from the battery. The device is packaged in a 10-pin SON package measuring 3 mm x 3 mm.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **AVAILABLE DEVICE OPTIONS**(1)

T <sub>A</sub>	OUTPUT VOLTAGE	PACKAGE MARKING	PACKAGE <sup>(2)</sup>	PART NUMBER (3)
	Adjustable	BRR		TPS61200DRC
40°C to 05°C	3.3 V	BRS	10-Pin SON, 1 mm height	TPS61201DRC
–40°C to 85°C	5 V	BRT		TPS61202DRC
	5 V	CER	10-Pin SON, 0.8 mm height	TPS61202DSC

- (1) Contact the factory to check availability of other fixed output voltage versions.
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (3) The DRC and the DSC package are available taped and reeled. Add R suffix to device type (e.g., TPS61200DRCR or TPS61202DSCR) to order quantities of 3000 devices per reel. It is also available in minireels. Add a T suffix to the device type (i.e. TPS61200DRCT or TPS61202DSCT) to order quantities of 250 devices per reel.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)

		TPS6120x	UNIT
V <sub>IN</sub>	Input voltage range on VIN, L, VAUX, VOUT, PS, EN, FB, UVLO	- 0.3 to 7	V
T <sub>J</sub>	Operating junction temperature range	-40 to 150	°C
T <sub>stg</sub>	Storage temperature range	-65 to 150	°C
	Human Body Model (HBM) (2)	4	kV
ESD	Machine Model (MM) (2)	200	V
	Charged Device Model (CDM) <sup>(2)</sup>	1.5	kV

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) ESD testing is performed according to the respective JESD22 JEDEC standard.

#### THERMAL INFORMATION

	THERMAL METRIC <sup>(1)</sup>	DRC	DSC	LINUTO
	THERMAL METRIC	10 PINS	10 PINS	UNITS
$\theta_{JA}$	Junction-to-ambient thermal resistance	41.2	40.4	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	62.8	37.8	
$\theta_{JB}$	Junction-to-board thermal resistance	16.6	15.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.2	0.3	C/VV
ΨЈВ	Junction-to-board characterization parameter	16.8	15.6	
$\theta_{\text{JCbot}}$	Junction-to-case (bottom) thermal resistance	4.1	2.8	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### RECOMMENDED OPERATING CONDITIONS

		MIN	NOM MAX	UNIT
$V_{IN}$	Input voltage at VIN	0.3	5.5	V
T <sub>A</sub>	Operating free air temperature range	-40	85	°C
$T_{J}$	Operating junction temperature range	-40	125	°C

Submit Documentation Feedback

Copyright © 2007–2013, Texas Instruments Incorporated



#### **ELECTRICAL CHARACTERISTICS**

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)


DC/DC S	TAGE						
	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage range			0.3		5.5	V
V <sub>IN</sub>	Minimum input voltage	e at startup				0.5	V
V <sub>OUT</sub>	TPS61200 output volt	age range		1.8		5.5	V
V <sub>FB</sub>	TPS61200 feedback voltage			495	500	505	mV
V <sub>OUT</sub>	TPS61201 output volt	age	V <sub>IN</sub> < V <sub>OUT</sub> , PS = High	3.27	3.3	3.33	V
V <sub>OUT</sub>	TPS61202 output volt	age	V <sub>IN</sub> < V <sub>OUT</sub> , PS = High	$V_{IN} < V_{OUT}$ , PS = High 4.95 5.0			
f	Oscillator frequency			1250		1650	kHz
I <sub>LIM</sub>	average inductor current limit  Rectifying switch on resistance		V <sub>OUT</sub> = 3.3 V	1200	1350	1500	mA
R <sub>DS(on)</sub>			V <sub>OUT</sub> = 3.3 V		180		mΩ
R <sub>DS(on)</sub>	Main switch on resista	ance	V <sub>OUT</sub> = 3.3 V		150		mΩ
	Line regulation		V <sub>IN</sub> < V <sub>OUT</sub> , PS = High		0.1%	0.5%	
	Load regulation		V <sub>IN</sub> < V <sub>OUT</sub> , PS = High		0.1%	0.5%	
		V <sub>IN</sub>	$I_O = 0 \text{ mA}, V_{EN} = V_{IN} = 1.2 \text{ V},$		1	2	μA
I <sub>Q</sub>	Quiescent current	V <sub>OUT</sub>	V <sub>OUT</sub> = 3.3 V, V <sub>AUX</sub> = 3.3 V		50	70	μΑ
		V <sub>AUX</sub>	PS = Low		4	6	μA
ı	Chutdown ourrest	V <sub>IN</sub>	V -0V V -12V		0.5	1.5	μΑ
I <sub>SD</sub>	Shutdown current	V <sub>AUX</sub>	$V_{EN} = 0 \text{ V}, V_{IN} = 1.2 \text{ V}$		1	2	μA
I <sub>LKG</sub>	Input leakage current	( L)	V <sub>EN</sub> = 0 V, V <sub>IN</sub> = 1.2 V, V <sub>L</sub> = 1.2 V		0.01	1	μΑ

CONTRO	DL STAGE					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>AUX</sub>	Auxiliary Output Voltage		2.4		5.5	V
$V_{IL}$	Low level input threshold voltage (EN)	V <sub>IN</sub> < 0.8 V			0.1 × V <sub>IN</sub>	V
V <sub>IH</sub>	High level input threshold voltage (EN)	V <sub>IN</sub> < 0.8 V	0.9 × V <sub>IN</sub>			V
V <sub>IL</sub>	Low level input threshold voltage (EN)	0.8 V ≤ V <sub>IN</sub> ≤ 1.5 V			0.2 × V <sub>IN</sub>	V
V <sub>IH</sub>	High level input threshold voltage (EN)	0.8 V ≤ V <sub>IN</sub> ≤ 1.5 V	0.8 × V <sub>IN</sub>			V
V <sub>IL</sub>	Low level input threshold voltage (EN)	V <sub>IN</sub> > 1.5 V			0.4	V
V <sub>IH</sub>	High level input threshold voltage (EN)	V <sub>IN</sub> > 1.5 V	1.2			V
V <sub>IL</sub>	Low level input threshold voltage (PS)				0.4	V
V <sub>IH</sub>	High level input threshold voltage (PS)		1.2			V
I <sub>LKG</sub>	Input leakage current (EN, PS)	EN, PS = GND or V <sub>IN</sub>		0.01	0.1	μA
V <sub>UVLO</sub>	Undervoltage lockout threshold	Falling UVLO voltage	235	250	265	mV
V <sub>UVLO</sub>	Undervoltage lockout threshold	Rising UVLO voltage	330	350	370	mV
I <sub>LKG</sub>	Input leakage current (UVLO)	V <sub>UVLO</sub> = 0.5 V			0.3	μA
V <sub>OVP</sub>	Overvoltage protection threshold		5.5		7	V
	Thermal shutdown temperature	Rising temperature		140		°C
	Thermal shutdown temperature hysteresis			20		°C



#### **PIN ASSIGNMENTS**

## DSC and DRC PACKAGE (TOP VIEW)




#### **Terminal Functions**

TERMIN	TERMINAL		DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
EN	6	I	Enable input (High = enabled, Low = disabled). Do not leave floating.
FB	10	I	Voltage feedback of adjustable versions, must be connected to V <sub>OUT</sub> at fixed output voltage versions
GND	9		Control / logic ground
PS	8	I	Enable/disable Power Save mode (High = disabled, Low = enabled). Do not leave floating.
L	3	I	Connection for Inductor
UVLO	7	I	Undervoltage lockout comparator input. Must be connected to VAUX if not used
PGND	4		Power ground
VIN	5	I	Boost converter input voltage
VOUT	2	0	Boost converter output
VAUX	1	I/O	Supply voltage for control stage
Exposed thermal pad			Must be soldered to achieve appropriate power dissipation and mechanical reliability. Should be connected to PGND.


Submit Documentation Feedback



## **FUNCTIONAL BLOCK DIAGRAM (TPS61200)**



#### PARAMETER MEASUREMENT INFORMATION



**Table 1. List of Components:** 

COMPONENT REFERENCE	PART NUMBER	MANUFACTURER	VALUE
C1		any	10 μF, X7R Ceramic
C2		any	2 x 10 µF, X7R Ceramic
C3		any	1 μF, X7R, Ceramic
L1	LPS3015-222ML	Coilcraft	2.2 μH




## **Table of Graphs**


·		FIGURE
Maximum output current	vs Input voltage	1
	vs Output current (TPS61200), Power Save Enabled	2
	vs Output current (TPS61200), Power Save Disabled	3
	vs Output current (TPS61201), Power Save Enabled	4
	vs Output current (TPS61201), Power Save Disabled	5
T#:sianay	vs Output current (TPS61202), Power Save Enabled	6
Efficiency	vs Output current (TPS61202), Power Save Disabled	7
	vs Input voltage (TPS61201), Power Save Enabled	8
	vs Input voltage (TPS61201), Power Save Disabled	9
	vs Input voltage (TPS61202), Power Save Enabled	10
	vs Input voltage (TPS61202), Power Save Disabled	11
Output voltage	vs Output current (TPS61201)	12
Output voltage	vs Output current (TPS61202)	13
	Output Voltage TPS61201, Power Save Mode Disabled	14
	Output Voltage TPS61202, Power Save Mode Disabled	15
	Output Voltage TPS61201, Power Save Mode Enabled	16
	Output Voltage TPS61202, Power Save Mode Enabled	17
Waveforms	TPS61201 Load Transient Response	18
waveloms	TPS61202 Load Transient Response	19
	TPS61201 Line Transient Response	20
	TPS61202 Line Transient Response	21
	TPS61201 Startup after Enable	22
	TPS61202 Startup after Enable	23


Submit Documentation Feedback




#### TYPICAL CHARACTERISTICS















## **TYPICAL CHARACTERISTICS (continued)**














## **TYPICAL CHARACTERISTICS (continued)**












Figure 11.


Figure 12.




## **TYPICAL CHARACTERISTICS (continued)**





































t - Time - 100  $\mu\text{s}/\text{div}$ Figure 23.



#### **DETAILED DESCRIPTION**

#### **CONTROLLER CIRCUIT**

The controlling circuit of the device is based on an average current mode topology. The average inductor current is regulated by a fast current regulator loop which is controlled by a voltage control loop. The controller also uses input and output voltage feedforward. Changes of input and output voltage are monitored and immediately change the duty cycle in the modulator to achieve a fast response to those errors. The voltage error amplifier gets its feedback input from the FB pin. For adjustable output voltage devices, a resistive voltage divider must be connected to that pin. For fixed output voltage devices, FB must be connected to the output voltage to directly sense the voltage. Fixed output voltage versions use a trimmed internal resistive divider. The feedback voltage is compared with the internal reference voltage to generate a stable and accurate output voltage.

The controller circuit also senses the average input current as well as the peak input current. Thus, the maximum input power is controlled as well as the maximum peak current, to achieve a safe and stable operation under all possible conditions. To protect the device from overheating, an internal temperature sensor is implemented.

#### **Synchronous Operation**

The device uses three internal N-channel MOSFETs to maintain synchronous power conversion at all possible operating conditions. This enables the device to keep high efficiency over a wide input voltage and output power range.

To avoid ground shift problems due to the high currents in the switches, two separate ground pins, GND and PGND, are used. The reference for all control functions is the GND pin. The power switches are connected to PGND. Both grounds must be connected on the PCB at only one point, ideally close to the GND pin. Due to the 3-switch topology, the load is always disconnected from the input during shutdown of the converter.

#### **Down Regulation**

A boost converter only regulates output voltages which are higher than the input voltage. This device operates differently. For example, it is able to regulate 3 V at the output with two fresh alkaline cells at the input having a total cell voltage of 3.2 V. Another example is powering white LEDs with a forward voltage of 3.6 V from a fully charged Li-lon cell with an output voltage of 4.2 V. To control these applications properly, a Down Conversion mode is implemented.

If the input voltage reaches or exceeds the output voltage, the converter automatically changes to a Down Conversion mode. In this mode, the control circuit changes the behavior of the two rectifying switches. While continuing switching, it sets the voltage drop across the rectifying switches as high as needed to regulate the output voltage. This means the power losses in the converter increase. This must be taken into account for thermal consideration.

#### **Power Save Mode**

The Power Save (PS) pin can be used to select different operation modes. To enable Power Save mode the PS pin must be set low. Power Save mode is used to improve efficiency at light load. If Power Save mode is enabled, the converter stops operating if the average inductor current decreases below about 300 mA and the output voltage is at or above its nominal value. If the output voltage decreases below its nominal value, the device ramps up the output voltage again by starting operation using a programmed average inductor current higher than required by the current load condition. Operation can last for one or several pulses. The converter stops operating once the conditions for stopping operation are met again.

The Power Save mode can be disabled by programming a high at the PS pin. In Down Conversion mode, Power Save mode is always enabled and the device cannot be forced into fixed frequency operation at light loads. The PS input supports standard logic thresholds.

#### **Device Enable**

The device is put into operation when EN is set high. It is put into Shutdown mode when EN is set to low. In Shutdown mode, the regulator stops switching, all internal control circuitry including the UVLO comparator is switched off, and the load is disconnected from the input. Current does not flow from input to output or from output to input. This also means that the output voltage can drop below the input voltage during shutdown.

Product Folder Links: TPS61200 TPS61201 TPS61202



#### **Softstart and Short-Circuit Protection**

During start-up of the converter, the duty cycle and the peak current are limited in order to avoid high peak currents drawn from the battery. After being enabled, the device starts operating. At first, it keeps the main output VOUT disconnected, and charges the capacitor at VAUX. Once the capacitor at VAUX is charged to about 2.5 V, the device switches to normal operation. This means VOUT is turned on and the capacitor at VOUT is charged, while the load connected to the device is supplied. To ramp up the output voltage in a controlled way, the average current limit is set to 400 mA and rises proportional to the increase of the output voltage. At an output voltage of about 1.2 V the current limit is at its nominal value. If the output voltage does not increase, the current limit does not increase. There is no timer implemented. Thus the output voltage overshoot at startup, as well as the inrush current, is kept at a minimum. The device ramps up the output voltage in a controlled manner even if a large capacitor is connected at the output. When the output voltage does not increase above 1.2 V, the device assumes a short-circuit at the output, and keeps the current limit low to protect itself and the application. When there is a short at the output during operation, the current limit is decreased accordingly.

The device can also start into a Prebias on the outputs.

#### **Current Limit**

The device current limit limits the average current in the inductor. In a boost connector, this is the input current. If an excessive load requires an input current greater than the average current limit, the device limits the input current by reducing the output power delivered. In this case, the output voltage decreases.

#### **Undervoltage Lockout**

An undervoltage lockout function prevents the main output at VOUT from being supplied if the voltage at the UVLO pin drops below 0.25 V. When using a resistive divider at the voltage to be monitored, for example the supply voltage, any threshold for the monitored voltage can be programmed. If in undervoltage lockout mode, the device still maintains its supply voltage at VAUX, and it is not turned off until EN is programmed low. This undervoltage lockout function is implemented in order to prevent the malfunctioning of the converter.

#### Thermal Shutdown

The device has a built-in temperature sensor which monitors the internal IC temperature. If the temperature exceeds the programmed threshold (see electrical characteristics table), the device stops operating. As soon as the IC temperature has decreased below the programmed threshold, it starts operating again. There is a built-in hysteresis to avoid unstable operation at IC temperatures at the thermal shutdown threshold.

Submit Documentation Feedback



#### **APPLICATION INFORMATION**

#### **DESIGN PROCEDURE**

The TPS6120x DC/DC converters are intended for systems powered by a single up to triple cell Alkaline, NiCd, NiMH battery with a typical terminal voltage between 0.7 V and 5.5 V. They can also be used in systems powered by one-cell Li-lon or Li-Polymer with a typical voltage between 2.5 V and 4.2 V. Additionally, any other voltage source like solar cells or fuel cells with a typical output voltage between 0.3 V and 5.5 V can power systems where the TPS6120x is used.

#### **Programming the Output Voltage**

Within the TPS6120X family, there are fixed and adjustable output voltage versions available. To properly configure the fixed output voltage devices, the FB pin is used to sense the output voltage. This means that it must be connected directly to VOUT. For the adjustable output voltage version, an external resistor divider is used to adjust the output voltage. The resistor divider must be connected between VOUT, FB and GND. When the output voltage is regulated properly, the typical value of the voltage at the FB pin is 500 mV. The maximum recommended value for the output voltage is 5.5 V. The current through the resistive divider should be about 100 times greater than the current into the FB pin. The typical current into the FB pin is 0.01  $\mu$ A, and the voltage across the resistor between FB and GND, R2, is typically 500 mV. Based on those two values, the recommended value for R2 should be lower than 500 k $\Omega$ , in order to set the divider current at 1  $\mu$ A or higher. It is recommended to keep the value for this resistor in the range of 200 k $\Omega$ . The value of the resistor connected between VOUT and FB, R1, depending on the needed output voltage (V<sub>OUT</sub>), can be calculated using Equation 1:

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right)$$
 (1)

As an example, for an output voltage of 3.3 V, a 1-M $\Omega$  resistor should be chosen for R<sub>1</sub> when a 180-k $\Omega$  is selected for R<sub>2</sub>.




Figure 24. Typical Application Circuit for Adjustable Output Voltage Option

#### Programming the UVLO Threshold Voltage

The UVLO input can be used to shut down the main output if the supply voltage is getting too low. The internal reference threshold is typically 250 mV. If the supply voltage should cause the shutdown when it is dropping below 250 mV,  $V_{IN}$  can be connected directly to the UVLO pin. If the shutdown should happen at higher voltages, a resistor divider can be used. R3 and R4 in Figure 24 show an example of how to monitor the input voltage of the circuit. The current through the resistive divider should be about 100 times greater than the current into the UVLO pin. The typical current into the UVLO pin is 0.01  $\mu$ A, and the voltage across R4 is equal to the UVLO voltage threshold that is generated on-chip, which has a value of 250 mV. Therefore, the recommended value for R4 is in the range of 250 k $\Omega$ . From this, the value of resistor R3, depending on the desired shutdown voltage  $V_{INMIN}$ , can be calculated using Equation 2.

Product Folder Links: TPS61200 TPS61201 TPS61202



$$R3 = R4 \times \left(\frac{V_{\text{INMIN}}}{V_{\text{UVLO}}} - 1\right)$$
 (2)

#### **Inductor Selection**

To make sure that the TPS6120X devices can operate, an inductor must be connected between the VIN and L pins. To estimate the minimum inductance value, Equation 3 can be used.

$$L_{MIN} = V_{IN} \times 0.5 \frac{\mu s}{A} \tag{3}$$

In Equation 3, the minimum inductance,  $L_{MIN}$ , for boost mode operation is calculated.  $V_{IN}$  is the maximum input voltage. The recommended inductor value range is between 1.5  $\mu$ H and 4.7  $\mu$ H. The minimum inductor value should not be below 1.5  $\mu$ H, even if Equation 3 yields something lower. Using 2.2  $\mu$ H is recommended anyway for getting best performance over the whole input and output voltage range.

With the chosen inductance value, the peak current for the inductor in steady state operation can be calculated using Equation 4.

$$I_{LMAX} = \frac{V_{OUT} \times I_{OUT}}{0.8 \times V_{IN}} + \frac{V_{IN} \times (V_{OUT} - V_{IN})}{2 \times V_{OUT} \times f \times L}$$
(4)

This would be the critical value for the current rating for selecting the inductor. It also needs to be taken into account that load transients and error conditions may cause higher inductor currents. The following inductor series from different suppliers have been used with TPS6120x converters:

Table 2. List of Inductors

VENDOR	INDUCTOR SERIES
Coilcraft	LPS3015
Coliciali	LPS4012
Murata	LQH3NP
Tajo Yuden	NR3015
Wurth Elektronik	WE-TPC Typ S

#### **Capacitor Selection**

#### **Input Capacitor**

At least a 4.7  $\mu$ F input capacitor is recommended to improve transient behavior of the regulator and EMI behavior of the total power supply circuit. An X5R or X7R ceramic capacitor placed as close as possible to the VIN and PGND pins of the IC is recommended.

An R-C filter may be placed on the VIN pin to improve performance in applications with a noisy input source. A 100  $\Omega$  resistor and 0.1  $\mu$ F capacitor are recommended in this case. This filter is not required operation.

#### **Output Capacitor**

For the output capacitor, it is recommended to use small X5R or X7R ceramic capacitors placed as close as possible to the VOUT and PGND pins of the IC. If, for any reason, the application requires the use of large capacitors which can not be placed close to the IC, using a smaller ceramic capacitor in parallel to the large one is required. This small capacitor should be placed as close as possible to the VOUT and PGND pins of the IC.

To get an estimate of the recommended minimum output capacitance, Equation 5 can be used.

$$C_{OUT} = 5 \times L \times \frac{\mu F}{\mu H}$$
 (5)

A capacitor with a value in the range of the calculated minimum should be used. This is required to maintain control loop stability. There are no additional requirements regarding minimum ESR. There is also no upper limit for the output capacitance value. Larger capacitors cause lower output voltage ripple as well as lower output voltage drops during load transients.

Submit Documentation Feedback



#### Capacitor at VAUX

Between the VAUX pin and GND pin, a capacitor must be connected. This capacitor is used to maintain and filter the control supply voltage, which is chosen from the highest of VIN, VOUT, and L. It is charged during startup and before the main output VOUT is turned on. To ensure stable operation, using at least  $0.1\mu F$  is recommended. At output voltages below 2.5 V, the capacitance should be in the range of 1  $\mu F$ . Since this capacitor is also used as a snubber capacitor for the main switch, using a X5R or X7R ceramic capacitor with low ESR is important.

#### **Layout Considerations**

As for all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input and output capacitor, as well as the inductor should be placed as close as possible to the IC. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC.

The feedback divider should be placed as close as possible to the control ground pin of the IC. To lay out the control ground, it is recommended to use short traces as well, separated from the power ground traces. This avoids ground shift problems, which can occur due to superimposition of power ground current and control ground current. See Figure 25 for the recommended layout.




Figure 25. EVM Layout

#### THERMAL INFORMATION

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below.

- Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB
- Introducing airflow in the system

The maximum recommended junction temperature  $(T_J)$  of the TPS6120x devices is 125°C. The thermal resistance of the 10-pin SON 3 x 3 package (DRC) is  $R_{\theta JA} = 48.7$  °C/W, when the exposed thermal pad is soldered. Specified regulator operation is assured to a maximum ambient temperature,  $T_A$ , of 85°C. Therefore, the maximum power dissipation is about 820 mW. More power can be dissipated if the maximum ambient temperature of the application is lower.






Figure 26. WLED Driver Circuit (See SLVA364)




Figure 27. Solar Cell Circuit (See SLVA345)






Figure 28. Reverse Battery Protection Circuit (See SLVA315)



## **REVISION HISTORY**

Ch	anges from Original (MARCH 2007) to Revision A	Page
•	Changed Features bullet From: 600 mA Output Current at 3.3 V (VIN ≥ 1.2 V) To: 300 mA Output Current at 3.3 V (VIN ≥ 2.4 V)	1
•	Changed Figure 6 label From: Power Save Disabled To: Power Save Enabled	<b>7</b>
<u>.                                    </u>	Changed Figure 7 label From: Power Save Enabled To: Power Save Disabled	8
Ch	anges from Revision A (JUNE 2007) to Revision B	Page
•	Added DSC package to the Available Device Options and <sup>(1)</sup> .	2
(1)	The DRC and the DSC package are available taped and reeled. Add R suffix to device type (e.g., TPS61200DRCR or TPS61202 to order quantities of 3000 devices per reel. It is also available in minireels. Add a T suffix to the device type (i.e. TPS61200DRCT TPS61202DSCT) to order quantities of 250 devices per reel.	DSCR) Γ or
Ch	anges from Revision B (FEBRUARY 2008) to Revision C	Page
•	Changed Feature From: Small 3 mm x 3 mm QFN-10 Package To: Small 3 mm x 3 mm SON-10 Package	1
•	Changed Application From: White LED's To: White LED Driver	1
•	Changed the Available Device Options Package type From: 10-PIN QFN To: 10-Pin SON	2
•	Changed From: DISSIPATION RATINGS TABLE To: Thermal Information table	2
•	Changed V <sub>SS</sub> to V <sub>IN</sub> in the Recommended Operating Conditions table	2
•	Changed the Parameters and Test Conditions in the Electrical Characteristics table	3
•	Added C3 to the List of Components	5
•	Updated Figure 1 through Figure 11	<b>7</b>
•	Added text to the Input Capacitor section "An R-C filter may be placed"	16
•	Added Figure 25	17
•	Added Figure 26, Figure 27, and Figure 28	18
Ch	anges from Revision C (September 2012) to Revision D	Page
•	Changed the PS pin description From: Enable/disable Power Save mode (High = enabled, Low = disabled) To: Enable/disable Power Save mode (High = disabled, Low = enabled)	4

Submit Documentation Feedback

Copyright © 2007–2013, Texas Instruments Incorporated

## **PACKAGE OPTION ADDENDUM**



11-Apr-2013

#### **PACKAGING INFORMATION**

Ore	derable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	•	Op Temp (°C)	Top-Side Markings	Samples
Tr	PS61200DRCR	ACTIVE	SON	DRC	10	3000	(2) Green (RoHS	CU NIPDAU	(3) Level-2-260C-1 YEAR	-40 to 85	BRR	
IF	2561200DRCR	ACTIVE	SON	DRC	10	3000	& no Sb/Br)	CO NIPDAO	Level-2-260C-1 YEAR	-40 to 85	BKK	Samples
TPS	S61200DRCRG4	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRR	Samples
TF	PS61200DRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRR	Samples
TPS	S61200DRCTG4	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRR	Samples
TF	PS61201DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRS	Samples
TPS	S61201DRCRG4	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRS	Samples
TF	PS61201DRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRS	Samples
TPS	S61201DRCTG4	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRS	Samples
TF	PS61202DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRT	Samples
TPS	S61202DRCRG4	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRT	Samples
TF	PS61202DRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRT	Samples
TPS	S61202DRCTG4	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRT	Samples
TF	PS61202DSCR	ACTIVE	WSON	DSC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CER	Samples
TPS	S61202DSCRG4	ACTIVE	WSON	DSC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CER	Samples
TF	PS61202DSCT	ACTIVE	WSON	DSC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CER	Samples
TPS	S61202DSCTG4	ACTIVE	WSON	DSC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CER	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.



## PACKAGE OPTION ADDENDUM

11-Apr-2013

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 14-Mar-2013

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61200DRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61200DRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61200DRCT	SON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61200DRCT	SON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61201DRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61201DRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61201DRCT	SON	DRC	10	250	330.0	12.4	3.3	3.3	1.6	8.0	12.0	Q2
TPS61201DRCT	SON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61201DRCT	SON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61202DRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61202DRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61202DRCT	SON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61202DRCT	SON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61202DRCT	SON	DRC	10	250	330.0	12.4	3.3	3.3	1.6	8.0	12.0	Q2
TPS61202DSCR	WSON	DSC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61202DSCT	WSON	DSC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 14-Mar-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61200DRCR	SON	DRC	10	3000	367.0	367.0	35.0
TPS61200DRCR	SON	DRC	10	3000	367.0	367.0	35.0
TPS61200DRCT	SON	DRC	10	250	210.0	185.0	35.0
TPS61200DRCT	SON	DRC	10	250	210.0	185.0	35.0
TPS61201DRCR	SON	DRC	10	3000	367.0	367.0	35.0
TPS61201DRCR	SON	DRC	10	3000	367.0	367.0	35.0
TPS61201DRCT	SON	DRC	10	250	340.5	338.1	20.6
TPS61201DRCT	SON	DRC	10	250	210.0	185.0	35.0
TPS61201DRCT	SON	DRC	10	250	210.0	185.0	35.0
TPS61202DRCR	SON	DRC	10	3000	367.0	367.0	35.0
TPS61202DRCR	SON	DRC	10	3000	367.0	367.0	35.0
TPS61202DRCT	SON	DRC	10	250	210.0	185.0	35.0
TPS61202DRCT	SON	DRC	10	250	210.0	185.0	35.0
TPS61202DRCT	SON	DRC	10	250	340.5	338.1	20.6
TPS61202DSCR	WSON	DSC	10	3000	367.0	367.0	35.0
TPS61202DSCT	WSON	DSC	10	250	210.0	185.0	35.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Small Outline No-Lead (SON) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions, if present



## DRC (S-PVSON-N10)


## PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters


## DRC (S-PVSON-N10)

## PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. Small Outline No-Lead (SON) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



## DSC (S-PWSON-N10)


## PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

## DSC (S-PWSON-N10)

## PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>