

DUAL SYNCHRONOUS STEP-DOWN CONTROLLER FOR LOW VOLTAGE POWER RAILS

Check for Samples: TPS53126

FEATURES

- D-CAP2™ Mode Control
 - Fast Transient Response
 - No External Parts Required For Loop Compensation
 - Compatible with Ceramic Output Capacitors
- High Initial Reference Accuracy (±1%)
- Low Output Ripple
- Wide Input Voltage Range: 4.5 V to 24 V
- Output Voltage Range: 0.76 V to 5.5 V
- Low-Side R_{DS(on)} Loss-Less Current Sensing
- Adaptive Gate Drivers with Integrated Boost Diode
- Internal 1.2 ms Voltage-Servo Soft Start
- Pre-Biased Soft Start
- Selectable Switching Frequency: 350 kHz / 700 kHz
- Cycle-by-Cycle Over-Current Limiting Control
- 30 mV to 300 mV OCP Threshold Voltage
- Thermally Compensated OCP by 4000 ppm/C° at I_{TRIP}

APPLICATIONS

- Point-of-Load Regulation in Low Power Systems for Wide Range of Applications
 - Digital TV Power Supply
 - Networking Home Terminal
 - Digital Set Top Box (STB)
 - DVD Player/Recorder
 - Gaming Consoles and Other

DESCRIPTION


The TPS53126 is a dual, adaptive on-time, D-CAP2™ mode synchronous Buck controller. The TPS53126 enables system designers to complete the suite of various end equipment's power bus regulators with a cost effective, low external component count, and low standby current solution. The main control loop for the TPS53126 uses the D-CAP2™ mode control which provides a very fast transient response with no external components. The TPS53126 also has a proprietary circuit that enables the device to adapt to both low equivalent series resistance (ESR) output capacitors, such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors. The device provides convenient and efficient operation with input voltages from 4.5 V to 24 V and output voltages from 0.76 V to 5.5 V.

The TPS53126 is available in 4mm x 4mm 24 pin QFN (RGE) or 24 pin TSSOP (PW) packages and is specified from -40°C to 85°C ambient temperature range.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




QFN APPLICATION DIAGRAM





TSSOP APPLICATION DIAGRAM



ORDERING INFORMATION(1) (2)

T _A	PACKAGE	ORDERING PART NUMBER	PINS	OUTPUT SUPPLY	ECO PLAN
	Plastic Quad	TPS53126RGET		Tape-and-Reel	
40°C +- 05°C	Flat Pack (QFN)	TPS53126RGER	0.4	Tape-and-Reel	Green
–40°C to 85°C	TOCOD	TPS53126PWR	24	Tape-and-Reel	(RoHS and no Sb/Br)
	TSSOP	TPS53126PW		Tube	

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

⁽²⁾ All packaging options have Cu NIPDAU lead/ball finish.



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

			VALUE	UNIT
		VIN, EN1, EN2	-0.3 to 26	
		VBST1, VBST2	-0.3 to 32	
	Input voltage range	VBST1, VBST2 (wrt SWx)	-0.3 to 6	V
		V5FILT, VFB1, VFB2, TRIP1, TRIP2, VO1, VO2, TEST1, TEST2	-0.3 to 6	
		SW1, SW2	-2 to 26	
		DRVH1, DRVH2	-1 to 32	
	Output valtage range	DRVH1, DRVH2 (wrt SWx)	-0.3 to 6	V
	Output voltage range	DRVL1, DRVL2, VREG5	-0.3 to 6	\ \
		PGND1, PGND2	-0.3 to 0.3	
T _A	Operating ambient tem	perature range	-40 to 85	°C
T _{STG}	Storage temperature ra	nge	-55 to 150	°C
TJ	Junction temperature ra	ange	-40 to 150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions are not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE (2 OZ. TRACE AND COPPER PAD WITH SOLDER)

PACKAGE	T _A < 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING
24 pin QFN	2.33 W	23.3 mW/°C	0.93 W
24 pin TSSOP	0.778 W	7.8 mW/°C	0.31 W

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT	
Completioned college and annual	VIN	4.5	24	V	
Supply input voltage range	V5FILT	4.5	5.5	V	
	VBST1, VBST2	-0.1	30		
	VBST1, VBST2 (wrt SWx)	-0.1	5.5		
lanut valta an anna	VFB1, VFB2, VO1, VO2, TEST1, TEST2	-0.1	5.5	V	
Input voltage range	TRIP1, TRIP2	-0.1	0.3	V	
	EN1, EN2	-0.1	24	24	
	SW1, SW2	-1.8	24		
	DRVH1, DRVH2	-0.1	30		
Output valtage rege	VBST1, VBST2 (wrt SWx)	-0.1	5.5		
Output voltage range	DRVL1, DRVL2, VREG5	-0.1	5.5	V	
	PGND1, PGND2	-0.1	0.1		
Operating free-air temperatu	re	-40	85	°C	
Operating junction temperatu	ire	-40	125	°C	

ELECTRICAL CHARACTERISTICS

over recommended free-air temperature range, VIN = 12 V (Unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY (CURRENT					
I _{IN}	VIN supply current	VIN current, T_A = 25°C, VREG5 tied to V5FLT, EN1 = EN2 = 5V, VFB1 = VFB2 = 0.8V, SW1 = SW2 = 0.5V		450	800	μΑ
I _{VINSDN}	VIN shutdown current	VIN current, $T_A = 25^{\circ}C$, No load, EN1 = EN2 = 0 V, VREG5 = ON		30	60	μΑ
VFB VOLT	TAGE and DISCHARGE RESI	STANCE			•	



ELECTRICAL CHARACTERISTICS (continued)

over recommended free-air temperature range, VIN = 12 V (Unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V_{BG}	Bandgap initial regulation accuracy	T _A = 25°C	-1.0%		1.0%	
. /	VED., there also relies as	T _A = 25°C, TEST2 = 0 V, SWinj = OFF	755	765	775	\/
$V_{VFBTHLx}$	VFBx threshold voltage	$T_A = -40$ °C to 85°C, TEST2 = 0 V, SWinj = OFF ⁽¹⁾	752		778	mV
. ,	VED (1 1 1 1 1	T _A = 25°C, TEST2 = V5FILT, SWinj = OFF	748	758	768	.,
$V_{VFBTHHx}$	VFBx threshold voltage	$T_A = -40$ °C to 85°C, TEST2 = V5FILT, SWinj = OFF ⁽¹⁾	745		771	mV
I _{VFB}	VFB input current	VFBx = 0.8 V, T _A = 25°C		-0.01	±0.1	μΑ
R _{Dischg}	VO discharge resistance	ENx = 0 V, VOx = 0.5 V, T _A = 25°C		40	80	Ω
VREG5 O	-					
V _{VREG5}	VREG5 output voltage	T _A = 25°C, 5.5 V < VIN < 24 V, 0 < I _{VREG5} < 10 mA	4.8	5.0	5.2	V
V _{LN5}	Line regulation	5.5 V < VIN < 24 V, I _{VREG5} = 10 mA			20	mV
V _{LD5}	Load regulation	1 mA < I _{VREG5} < 10 mA			40	mV
I _{VREG5}	Output current	VIN = 5.5 V, V _{VREG5} = 4 V, T _A = 25°C		170		mA
	N-CHANNEL MOSFET GATE					
		Source, I _{DRVHx} = -100 mA		5.5	11	_
R_{DRVH}	DRVH resistance	Sink, I _{DRVHx} = 100 mA		2.5	5	Ω
_		Source, I _{DRVLx} = -100 mA		4	8	_
R_{DRVL}	DRVL resistance	Sink, I _{DRVLx} = 100 mA		2	4	Ω
		DRVHx-low to DRVLx-on	20	50	80	
T_D	Dead time	DRVLx-low to DRVHx-on	20	40	80	ns
INTERNAI	L BOOST DIODE					
V _{FBST}	Forward voltage	$V_{VREG5-VBSTx}$, $I_F = 10$ mA, $T_A = 25$ °C	0.7	0.8	0.9	V
I _{VBSTLK}	VBST leakage current	VBSTx = 29 V, SWx = 24 V, T _A = 25°C		0.1	1	μA
	TIMER CONTROL			***	-	
T _{ON1L}	CH1 on time	SW1 = 12 V, VO1 = 1.8 V, TEST2 = 0 V		490		ns
T _{ON2L}	CH2 on time	SW2 = 12 V, VO2 = 1.8 V, TEST2 = 0 V		390		ns
T _{OFF1L}	CH1 min off time	SW1 = 0.7 V, T _A = 25°C, VFB1 = 0.7 V, TEST2 = 0 V		285		ns
T _{OFF2L}	CH2 min off time	SW2 = 0.7 V, T _A = 25°C, VFB2 = 0.7 V, TEST2 = 0 V		285		ns
T _{ON1H}	CH1 on time	SW1 = 12 V, VO1 = 1.8 V, TEST2 = V5FILT		165		ns
T _{ON2H}	CH2 on time	SW2 = 12 V, VO2 = 1.8 V, TEST2 = V5FILT		140		ns
T _{OFF1H}	CH1 min off time	SW1 = 0.7 V, T _A = 25°C, VFB1 = 0.7 V, TEST2 = V5FILT		216		ns
T _{OFF2H}	CH2 min off time	SW2 = 0.7 V, T _A = 25°C, VFB2 = 0.7 V, TEST2 = V5FILT		216		ns
SOFT STA	ART				ļ	
T _{ss}	Internal SS time	Internal soft start VFBx = 0.735 V	0.85	1.2	1.4	ms
UVLO					L	
	VEET T 10 " O "	Wake up	3.7	4.0	4.3	
V _{UV5VFILT}	V5FILT UVLO threshold	Hysteresis	0.2	0.3	0.4	V
LOGIC TH	IRESHOLD	-				
V _{ENH}	ENx H-level input voltage	EN ½	2.0			V
V _{ENL}	ENx L-level input voltage	EN ½			0.3	V
CURRENT	, ,	1				
I _{TRIP}	TRIP source current	V _{TRIPx} = 0.1 V, T _A = 25°C	8.5	10	11.5	μA
LIXIE		On the basis of 25°C ⁽²⁾	0.0			ppm/°C

⁽¹⁾ Ensured by design. Not production tested.(2) Ensured by design. Not production tested.



ELECTRICAL CHARACTERISTICS (continued)

over recommended free-air temperature range, VIN = 12 V (Unless otherwise noted)


	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V	OCD componentian affect	(V _{TRIPx-GND} -V _{PGNDx-SWx}) voltage, V _{TRIPx-GND} = 60 mV, T _A = 25°C	-15	0	15	mV
V _{OCLoff}	OCP compensation offset	(V _{TRIPx-GND} -V _{PGNDx-SWx}) voltage, V _{TRIPx-GND} = 60 mV	-20		20	IIIV
V_{Rtrip}	Current limit threshold setting range	V _{TRIPx-GND} voltage	30		300	mV
OUTPUT	UNDERVOLTAGE AND OVERVO	LTAGE PROTECTION	·			
V _{OVP}	Output OVP trip threshold	OVP detect	110%	115%	120%	
T _{OVPDEL}	Output OVP prop delay time			1.5		μs
\ /	Output IN/D take through and	UVP detect	65%	70%	75%	
V_{UVP}	Output UVP trip threshold	Hysteresis (recovery < 20 µs)		10%		
T _{UVPDEL}	Output UVP delay time		17	30	40	μs
T _{UVPEN}	Output UVP enable delay time	UVP enable delay	1.2	2	2.5	ms
THERMAI	L SHUTDOWN					
		Shutdown temperature ⁽²⁾		150		۰.
T _{SDN}	Thermal shutdown threshold	Hysteresis ⁽²⁾		20		°C

DEVICE INFORMATION


PIN FUNCTIONS

	PIN			
NAME	QFN 24	TSSOP 24	I/O	DESCRIPTION
VBST1, VBST2	23, 8	2, 11	I	Supply input for high-side NFET driver (Boost Terminal). Bypass to SWx with a high-quality 0.1µF ceramic capacitor. An external schottky diode can be added if forward drop is critical to drive the high-side FET.
EN1, EN2	24, 7	3, 10	I	Channel 1 and channel 2 high level enable pins.
VO1, VO2	1, 6	4, 9	I	Output voltage inputs for on-time adjustment and output discharge. Connect directly to the output voltage.
VFB1, VFB2	2, 5	5, 8	ı	D-CAP2 feedback inputs. Connect to output voltage with resistor divider.
GND	3	6	I	Signal ground pin. Connect to PGND1, PGND2 and system ground at a single point.
DRVH1, DRVH2	22, 9	1, 12	0	High-side MOSFET gate driver outputs. SWx referenced drivers switch between SWx (OFF) and VBSTx (ON).
SW1, SW2	21, 10	24, 13	I/O	Switch node connections for both the high-side drivers and the current comparators.
DRVL1, DRVL2	20, 11	23, 14	0	Low-side MOSFET gate driver outputs. PGND referenced drivers switch between PGNDx (OFF) and VREG5 (ON).
PGND1, PGND2	19, 12	22, 15	I/O	Power ground connections for both the low-side drivers and the current comparators. Connect PGND1, PGND2 and GND strongly together near the IC.
TRIP1, TRIP2	18, 13	21, 16	I	Over current trip point programming pin. Connect to GND with a resistor to GND to set threshold for low-side R _{DS(on)} current limit.
VIN	17	20	I	Supply Input for 5V linear regulator.
V5FILT	15	18	I	5V supply input for the entire control circuit except the MOSFET drivers. Bypass to GND with a minimum 1.0 μ F, high-quality ceramic capacitor. V5FILT is connected to VREG5 via an internal 10 Ω resistor.
VREG5	16	19	0	Output of 5V linear regulator and supply for MOSFET drivers. Bypass to GND with a minimum $4.7\mu F$ high-quality ceramic capacitor. VREG5 is connected to V5FILT via an internal 10Ω resistor.
TEST1	4	7	0	Test interface pin, not used during application. Connect directly to GND.
TEST2	14	17	I	Frequency select pin. Connect to GND for 350kHz switching. Connect to V5FILT for 700kHz switching.






FUNCTIONAL BLOCK DIAGRAM









DETAILED DESCRIPTION

PWM OPERATION

The main control loop of the TPS53126 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2 mode control. D-CAP2 Mode control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one shot timer expires. This one shot timer is set by the converter input voltage ,VIN, and the output voltage ,VO, to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to the reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP mode control.

DRIVERS

Each SMPS of the TPS53126 contains 2 high-current resistive MOSFET drivers. The Low-side driver is a ground referenced, VREG5 powered driver designed to drive the gate of a high-current, low $R_{DS(on)}$ N-channel MOSFET whose source is connected to PGND. The High-side Driver is a floating SW referenced VBST powered driver designed to drive the gate of a high-current, low $R_{DS(on)}$ N-channel MOSFET. To maintain the BST voltage during the high-side driver ON time, a capacitor is placed from SW to VBST. Each driver draws average current equal to Gate Charge (Qg AT Vgs = 5V) times Switching Frequency (fsw).

To prevent cross-conduction, there is a narrow dead-time when both high-side and low-side drivers are OFF between each driver transition. During this time the inductor current is carried by one of the MOSFETs body diodes.

PWM FREQUENCY AND ADAPTIVE ON-TIME CONTROL

The TPS53126 uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The TPS53126 runs with pseudo-constant frequency by using the input voltage and output voltage to set the on-time one-shot timer. The on-time is inversely proportional to the input voltage and proportional to the output voltage, therefore, when the duty ratio is VOUT/VIN, the frequency is constant.

5 VOLT REGULATOR

The TPS53126 has an internal 5V Low-Dropout (LDO) Regulator to provide a regulated voltage for all four drivers and the ICs internal logic. A capacitor from VREG5 to GND is required to stabilize the internal regular. An internal 10Ω resistor from VREG5 filters the regulator output to the IC's analog and logic input voltage, V5FILT. An additional capacitor is required from V5FILT to GND to filter switching noise from VREG5.

SOFT START

The TPS53126 has an internal, 1.2ms, voltage servo soft-start for each channel. When the ENx pin becomes high, an internal DAC begins ramping up the reference voltage to the PWM comparator. Smooth control of the output voltage is maintained during start up. As the TPS53126 shares one DAC with both channels, if ENx pin is set to high while another channel is starting up, soft start is postponed until another channel soft start has completed. If both of EN1 and EN2 are set high at a same time, both channels start up at same time.

PRE-BIAS SUPPORT

The TPS53126 supports pre-bias start-up without sinking current from the output capacitor. When enabled, the low-side driver is held off until the soft-start commands a voltage higher than the pre-bias level (internal soft-start becomes greater than feedback voltage [VFB]), then the TPS53126 slowly activates synchronous rectification by limiting the first DRVL pulses with a narrow on-time. This limited on-time is then incremented on a cycle-by-cycle basis until it coincides with the full 1-D off-time. This scheme prevents the initial sinking of current from the pre-bias output, and ensure that the output voltage (VOUT) starts and ramps up smoothly into regulation and the control loop is given time to transition from pre-biased start-up to normal mode operation.



SWITCHING FREQUENCY SELECTION

The TPS53126 allows the user to select from 2 different switching frequencies by connecting the TEST2 pin to either GND or V5FILT. Connect TEST2 to GND for a switching frequency (fsw) of 350KHz. Connect TEST2 to V5FILT for a switching frequency of 700KHz.

OUTPUT DISCHARGE CONTROL

The TPS53126 discharges the outputs when ENx is low, or when the controller is turned off by the protection functions (OVP, UVP, UVLO, and thermal shutdown). The device discharges an output using an internal 40- Ω MOSFET which is connected to VOx and PGNDx. The external low-side MOSFET is not turned on during the output discharge operation to avoid the possibility of causing negative voltage at the output. This discharge ensures that, on start, the regulated voltage always initializes from zero volts.

OVERCURRENT LIMIT

The TPS53126 has a cycle-by-cycle over current limit feature. The over current limits the inductor valley current by monitoring the voltage drop across the low-side MOSFET $R_{DS(on)}$ during the low-side driver on-time. If the inductor current is larger than the over current limit (OCL), the TPS53126 delays the start of the next switching cycle until the sensed inductor current falls below the OCL current. MOSFET $R_{DS(on)}$ current sensing is used to provide an accuracy and cost effective solution without external devices. To program the OCL, the TRIPx pin should be connected to GND through a trip voltage setting resistor, according to the following equations.

$$V_{trip} = \left(I_{OCL} - \frac{(V_{IN} - V_O)}{2 \times L1 \times f_{sw}} \times \frac{V_O}{V_{IN}}\right) \times R_{DS(on)}$$
(1)

$$R_{trip}(k\Omega) = \frac{V_{trip}(mV)}{I_{trip}(\mu A)}$$
 (2)

The trip voltage should be between 30mV to 300mV over all operational temperature, including the 4000ppm/°C temperature slope compensation for the temperature dependency of the $R_{DS(on)}$. If the load current exceeds the over-current limit, the voltage will begin to drop. If the over-current conditions continues the output voltage will fall below the under voltage protection threshold and the TPS53126 will shut down.

OVER/UNDER VOLTAGE PROTECTION

The TPS53126 monitors the output voltage via the feedback voltage to detect over and under voltage. When the feedback voltage becomes higher than 115% of the reference voltage, the TPS53126 turns off the high-side MOSFET driver, turns on the low-side MOSFET driver and latches off.

When the feedback voltage becomes lower than 70% of the reference voltage, the TPS53126 begins an internal UVP delay counter. After 30µs, the TPS53126 turns off both top and bottom MOSFET drivers and latches off. The UVP function is enabled approximately 2.0ms after power-on to prevent detecting UVP during soft-start. Both OVP and UVP latch conditions are reset when V5FILT triggers UVLO or the ENx pin goes low.

UVLO PROTECTION


The TPS53126 has under voltage lock out protection (UVLO) that monitors the voltage of V5FILT pin. When the V5FILT voltage is lower than UVLO threshold voltage, the device is shut off. During shut-off, VREG5 and all output drivers are OFF and output discharge is ON. The UVLO is non-latch protection.

THERMAL SHUTDOWN

The TPS53126 includes an over temperature protection shut-down feature. If the TPS53126 die temperature exceeds the OTP threshold (typically 150°C), both the high-side and low-side drivers are shut off, the output voltage discharge function is enabled and then the device is shut off until the die temperature drops. Thermal shutdown is a non-latch protection.



TYPICAL CHARACTERISTICS



G003

Product Folder Links: TPS53126

 T_J – Junction Temperature – $^{\circ}C$


Figure 3.

 T_J – Junction Temperature – $^{\circ}C$


Figure 4.


G004

















Product Folder Links: TPS53126


G011




TYPICAL CHARACTERISTICS (continued) VFB2 VOLTAGE (CH2 = 1.05 V)

vs INPUT VOLTAGE 0.800 VO2 = 1.05V0.795 0.790 V_{VFB2} – VFB2 Voltage – V 0.785 0.780 0.775 TEST2 = V5FILT 0.770 0.765 0.760 0.755 0.750 25 5 0 15 20 V_{IN} - Input Voltage - V G013 Figure 13.

TYPICAL APPLICATION PERFORMANCE





i igui o







Figure 18. 1.8V LOAD TRANSIENT RESPONSE (CH1,TEST2 = GND)

Figure 19. 1.8V LOAD TRANSIENT RESPONSE (CH1,TEST2 = V5FILT)



TYPICAL APPLICATION PERFORMANCE (continued)



 $t-time-100\mu s/div \quad C_{OUT}=22\mu F\times 4$ $_{G020}$

VO2 (50mV/div)

TEST2 = V5FILT
700kHz Selection

lout2 (2A/div)

M 100ge 125MS/e 80.0ne/px
A CH3 2.0A Q Pw

M 100ge 125MS/e 80.0ne/px

 $t-time-100\mu s/div \quad C_{OUT}=22\mu F\times 2$

Figure 21. 1.05V LOAD TRANSIENT RESPONSE (CH2,TEST2 = V5FILT)

Figure 20. 1.05V LOAD TRANSIENT RESPONSE (CH2,TEST2 = V5FILT)




Figure 22. 1.8V START-UP WAVEFORMS




Figure 23. 1.05V START-UP WAVEFORMS

5.07

M 200 µs 1.25MS/s 800ns/pt A 0h2 7 2.1V

Submit Documentation Feedback

200mV







Figure 26.

Figure 27.



TYPICAL APPLICATION PERFORMANCE (continued)








Figure 29. 1.05V OUTPUT RIPPLE VOLTAGE



APPLICATION INFORMATION




Figure 30. Typical Application Circuit at 350kHz Switching Frequency Selection (TEST2 Pin = GND)






Figure 31. Typical Application Circuit at 700 kHz Switching frequency Selection (TEST2 Pin = V5FILT)

Component Selection:

1. Choose inductor.

The inductance value is selected to provide approximately 30% peak to peak ripple current at maximum load. Larger ripple current increases output ripple voltage, improve S/N ratio and contribute to stable operation. Equation 3 can be used to calculate L1.

$$L1 = \frac{\left(V_{\text{IN(max)}} - \text{Vo1}\right)}{I_{\text{L1(ripple)}} \times f\text{sw}} \times \frac{V_{\text{O1}}}{V_{\text{IN(max)}}} = \frac{3 \times \left(V_{\text{IN(max)}} - \text{Vo1}\right)}{I_{\text{O1}} \times f\text{sw}} \times \frac{V_{\text{O1}}}{V_{\text{IN(max)}}}$$
(3)

The inductors current ratings needs to support both the RMS (thermal) current and the Peak (saturation) current. The RMS and peak inductor current can be estimated as follows:

$$I_{L1(ripple)} = \frac{V_{IN(max)} - Vo1}{L1 \times fsw} \times \frac{Vo1}{V_{IN(max)}}$$
(4)

$$I_{L1(peak)} = \frac{V_{trip}}{R_{DS(on)}} + I_{L1(ripple)}$$
(5)

$$I_{L1(RMS)} = \sqrt{Io1^2 + \frac{1}{12} \left(I_{L1(ripple)} \right)^2}$$
(6)

Note: The calculation above shall serve as a general reference. To further improve transient response, the output inductance could be reduced further. This needs to be considered along with the selection of the output capacitor.

Choose output capacitor.



The capacitor value and ESR determines the amount of output voltage ripple and load transient response. Recommend to use ceramic output capacitor.

$$C1 = \frac{\Delta Iload^2 \times L1}{2 \times Vo1 \times \Delta Vos}$$
 (7)

$$C1 = \frac{\Delta Iload^2 \times L1}{2 \times K \times \Delta Vus}$$
(8)

Where:

$$K = \left((V_{IN} - Vo1) - \frac{Tmin(off)}{Ton1} \times Vo1 \right) \times \frac{Ton1}{Ton1 + Tmin(off)}$$
(9)

$$C1 = \frac{I_{L1(ripple)}}{8 \text{ Vo1(ripple)}} \times \frac{1}{f \text{sw}}$$
(10)

Select the capacitance value greater than the largest value calculated from Equation 7, Equation 8 and Equation 10. The capacitance for C1 should be greater than 66 µF.

Where:

 ΔVos = the allowable amount of overshoot voltage in load transition

 ΔVus = the allowable amount of undershoot voltage in load transition

Tmin(off) = Min-off time

3. Choose input capacitor.

The TPS53126 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A minimum 10-µF high-quality ceramic capacitor is recommended for the input capacitor. The capacitor voltage rating needs to be greater than the maximum input voltage.

4. Choose bootstrap capacitor.

The TPS53126 requires a bootstrap capacitor from SWx to VBSTx to provide the floating supply for the high-side drivers. A minimum 0.1-μF high-quality ceramic capacitor is recommended. The voltage rating should be greater than 6 V.

5. Choose VREG5 and V5FILT capacitors.

The TPS53126 requires both the VREG5 regulator and V5FILT input are bypassed. A minimum 4.7-µF high-quality ceramic capacitor must be connected between the VREG5 and GND for proper operation. A minimum 1.0-µF high-quality ceramic capacitor must be connected between the V5FILT and GND for proper operation. Both of these capacitors' voltage ratings should be greater than 6 V.

6. Choose output voltage divide resistors.

The output voltage is set with a resistor divider from output voltage node to the VFBx pin. It is recommended to use 1% tolerance or better resisters. Select R2 between 10 k Ω and 100 k Ω and use Equation 11 and Equation 12 to calculate R1.

$$R1 = \left(\frac{\text{Vo1}}{0.765 + \frac{\text{VFB1}_{(ripple)}}{2}} - 1\right) \times R2 \qquad (TEST2=GND)$$
(11)

$$R1 = \left(\frac{\text{Vo1}}{0.758 + \frac{\text{VFB1}_{(ripple)}}{2}} - 1\right) \times R2 \qquad (TEST2 = V5FILT)$$
(12)

Where:

VFB1_(ripple) = Ripple Voltage at VFB1

7. Choose resister setting for over current limit.



$$V_{trip} = \left(I_{OCL} - \frac{(V_{IN} - V_O)}{2 \times L1 \times f_{sw}} \times \frac{V_O}{V_{IN}}\right) \times R_{DS(on)}$$
(13)

$$R_{trip}(k\Omega) = \frac{V_{trip}(mV)}{I_{trip}(\mu A)}$$
(14)

Where:

 $R_{DS(on)}$ = Low Side FET on-resistance I_{trip} = TRIP pin source current (= 10 μ A) I_{OCI} = Over current limit

LAYOUT SUGGESTIONS

- · Keep the input switching current loop as small as possible.
- Place the input capacitor (C3,C6) close to the top switching FET. The output current loop should also be kept as small as possible.
- Keep the SW node as physically small and short as possible as to minimize parasitic capacitance and inductance and to minimize radiated emissions Kelvin connections should be brought from the output to the feedback pin (FBx) of the device.
- · Keep analog and non-switching components away from switching components
- Make a single point connection from the signal ground to power ground
- Do not allow switching current to flow under the device





REVISION HISTORY

Cł	hanges from Original (May 2009) to Revision A	Pa	ge
•	Changed Equation 1		10
•	Changed Equation 13		22





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)					, ,		, ,			
TPS53126PW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PS53126	Samples
TPS53126PWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PS53126	Samples
TPS53126RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 53126	Samples
TPS53126RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 53126	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






11-Apr-2013

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS







A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

All difficulties are norminal	all differences are norminal													
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant		
TPS53126PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1		
TPS53126RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2		
TPS53126RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2		

www.ti.com 14-Jul-2012



*All dimensions are nominal

_	. III dilitorio di Cirici III di							
	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	TPS53126PWR	TSSOP	PW	24	2000	367.0	367.0	38.0
	TPS53126RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
	TPS53126RGET	VQFN	RGE	24	250	210.0	185.0	35.0

PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-Leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.



RGE (S-PVQFN-N24)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View
Exposed Thermal Pad Dimensions


4206344-3/AD 04/13

NOTES: A. All linear dimensions are in millimeters



RGE (S-PVQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>