

## Quad Supply Voltage Supervisors With Programmable Delay and Watchdog Timer

Check for Samples: [TPS386000-Q1](#)

### FEATURES

- Qualified for Automotive Applications
- AEC Q100 Test Guidance With the Following Results:
  - Device Temperature Grade 1:  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  Ambient Operating Temperature Range
  - Device HBM ESD Classification Level H2
  - Device CDM ESD Classification Level C4B
- 4 Complete SVS Modules on 1 Silicon Platform
- Programmable Delay Time: 1.4ms to 10s
- Very Low Quiescent Current: 12 $\mu\text{A}$  typ
- Threshold Accuracy: 0.25% typ
- SVS-1: Manual Reset ( $\overline{\text{MR}}$ ) Input
- SVS-1,2,3: Adjustable Threshold Down to 0.4V
- SVS-4: Adjustable Threshold at Any Positive/Negative Voltage with VREF (1.2V)
- SVS-4: Window Comparator
- Watchdog Timer with Dedicated Output
- Well-Controlled  $\overline{\text{RESETn}}$  Output During Power-Up
- Open-Drain  $\overline{\text{RESETn}}$  and  $\overline{\text{WDO}}$
- Package: 4mm x 4mm, 20-pin QFN


### DESCRIPTION

The TPS386000-Q1 family of voltage supervisors can monitor four power rails that are greater than 0.4V and one power rail less than 0.4V (including negative voltage) with a 0.25% (typical) threshold accuracy. Each of the four supervisory circuits (SVS- $n$ ) assert a  $\overline{\text{RESETn}}$  or  $\overline{\text{RESETn}}$  output signal when the  $\text{SENSEm}$  input voltage drops below the programmed threshold. With external resistors, the threshold of each SVS- $n$  can be programmed (where  $n = 1, 2, 3, 4$  and  $m = 1, 2, 3, 4\text{L}, 4\text{H}$ ).

Each SVS- $n$  has a programmable delay before releasing  $\overline{\text{RESETn}}$  or  $\overline{\text{RESETn}}$ , and the delay time can be set from 1.4ms to 10s through the CT $n$  pin connection. Only SVS-1 has an active-low manual reset ( $\overline{\text{MR}}$ ) input; a logic-low input to  $\overline{\text{MR}}$  asserts  $\overline{\text{RESET1}}$  or  $\overline{\text{RESET1}}$ .

SVS-4 monitors the threshold window using two comparators. The extra comparator can be configured as a fifth SVS to monitor negative voltage with voltage reference output VREF.

The TPS386000-Q1 has a very low quiescent current of 12 $\mu\text{A}$  (typical) and is available in a small, 4mm x 4mm, QFN-20 package.



**Figure 1. TPS386000-Q1 Typical Application Circuit**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2010–2013, Texas Instruments Incorporated



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating junction temperature range, unless otherwise noted.

		TPS386000-Q1		UNIT
		MIN	MAX	
Input voltage range, $V_{VCC}$		–0.3	7	V
CT pin voltage range, $V_{CT1}$ , $V_{CT2}$ , $V_{CT3}$ , $V_{CT4}$		–0.3	$V_{VCC} + 0.3$	V
Other voltage ranges: $V_{RESET1}$ , $V_{RESET2}$ , $V_{RESET3}$ , $V_{RESET4}$ , $V_{MR}$ , $V_{SENSE1}$ , $V_{SENSE2}$ , $V_{SENSE3}$ , $V_{SENSE4L}$ , $V_{SENSE4H}$ , $V_{WDI}$ , $V_{WDO}$		–0.3	7	V
$\overline{RESETn}$ , $\overline{RESETn}$ , $\overline{WDO}$ , $\overline{WDO}$ , $V_{REF}$ pin current			5	mA
Continuous total power dissipation		See <a href="#">Thermal Information Table</a>		
Operating virtual junction temperature range, $T_J$ <sup>(2)</sup>		–40	150	°C
Operating ambient temperature range		–40	125	°C
Storage temperature range, $T_{STG}$		–65	150	°C
Electrostatic discharge rating	Human-body model (HBM) AEC-Q100 classification level H2		2	kV
	Charged-device model (CDM) AEC-Q100 classification level C4B		750	V

- (1) Stresses beyond those listed under the *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the recommended operating conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
- (2) As a result of the low dissipated power in this device, it is assumed that  $T_J = T_A$ .

## THERMAL INFORMATION

THERMAL METRIC <sup>(1)</sup>		TPS386000-Q1	UNITS
		RGP PACKAGE	
		20 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	50.8	°C/W
$\theta_{JCTop}$	Junction-to-case (top) thermal resistance	1.5	
$\theta_{JB}$	Junction-to-board thermal resistance	21.0	
$\Psi_{JT}$	Junction-to-top characterization parameter	42.8	
$\Psi_{JB}$	Junction-to-board characterization parameter	8.8	
$\theta_{JCbott}$	Junction-to-case (bottom) thermal resistance	21.2	


- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## ELECTRICAL CHARACTERISTICS

Over the operating temperature range of  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $1.8\text{V} < V_{\text{VCC}} < 6.5\text{V}$ ,  $R_{\text{RESETn}} (n = 1, 2, 3, 4) = 100\text{k}\Omega$  to  $V_{\text{VCC}}$ ,  $C_{\text{RESETn}} (n = 1, 2, 3, 4\text{L}, 4\text{H}) = 50\text{pF}$  to GND,  $R_{\text{WDO}} = 100\text{k}\Omega$  to  $V_{\text{VCC}}$ ,  $C_{\text{WDO}} = 50\text{pF}$  to GND,  $V_{\text{MR}} = 100\text{k}\Omega$  to  $V_{\text{VCC}}$ ,  $\text{WDI} = \text{GND}$ , and  $\text{CTn} (n = 1, 2, 3, 4) = \text{open}$ , unless otherwise noted. Typical values are at  $T_J = +25^{\circ}\text{C}$ .


PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>VCC</sub>	Input supply range			1.8		6.5	V
I <sub>VCC</sub>	Supply current (current into VCC pin)		V <sub>VCC</sub> = 3.3V, $\overline{\text{RESETn}}$ or RESETn not asserted, WDI toggling <sup>(1)</sup> , no output load, and VREF open		11	19	μA
			V <sub>VCC</sub> = 6.5V, $\overline{\text{RESETn}}$ or RESETn not asserted, WDI toggling <sup>(1)</sup> , no output load, and VREF open		13	22	μA
	Power-up reset voltage <sup>(2)(3)</sup>		V <sub>OL</sub> (max) = 0.2V, I <sub>RESETn</sub> = 15μA			0.9	V
V <sub>ITN</sub>	Negative-going input threshold voltage		SENSE1, SENSE2, SENSE3, SENSE4L	396	400	404	mV
V <sub>ITP</sub>	Positive-going input threshold voltage		SENSE4H	396	400	404	mV
V <sub>HYSN</sub>	Hysteresis (positive-going) on V <sub>ITN</sub>		SENSE1, SENSE2, SENSE3, SENSE4L		3.5	10	mV
V <sub>HYSN</sub>	Hysteresis (negative-going) on V <sub>ITP</sub>		SENSE4H		3.5	10	mV
I <sub>SENSE</sub>	Input current at SENSEm pin		V <sub>SENSEm</sub> = 0.42V	−25	±1	+25	nA
I <sub>CT</sub>	CTn pin charging current	CT1	C <sub>CT1</sub> > 220pF, V <sub>CT1</sub> = 0.5V <sup>(4)</sup>	245	300	355	nA
		CT2, CT3, CT4	C <sub>CTn</sub> > 220pF, V <sub>CTn</sub> = 0.5V <sup>(4)</sup>	235	300	365	nA
V <sub>TH(CTn)</sub>	CTn pin threshold		C <sub>CTn</sub> > 220pF	1.180	1.238	1.299	V
V <sub>IL</sub>	$\overline{\text{MR}}$ and WDI logic low input			0		0.3V <sub>VCC</sub>	V
V <sub>IH</sub>	$\overline{\text{MR}}$ and WDI logic high input			0.7V <sub>VCC</sub>			V
V <sub>OL</sub>	Low-level $\overline{\text{RESETn}}$ or RESETn output voltage	I <sub>OL</sub> = 1mA				0.4	V
		SENSEn = 0V, 1.3V < V <sub>VCC</sub> < 1.8V, I <sub>OL</sub> = 0.4mA <sup>(2)</sup>				0.3	V
	Low-level WDO output voltage		I <sub>OL</sub> = 1mA				0.4
I <sub>LKG</sub>	$\overline{\text{RESETn}}$ , RESETn, $\overline{\text{WDO}}$ , and WDO leakage current		V <sub>RESETn</sub> = 6.5V, $\overline{\text{RESETn}}$ , RESETn, $\overline{\text{WDO}}$ , and WDO are logic high	−300		300	nA
V <sub>REF</sub>	Reference voltage output		1μA < I <sub>VREF</sub> < 0.2mA (source only, no sink)	1.18	1.20	1.22	V
C <sub>IN</sub>	Input pin capacitance		CTn: 0V to V <sub>VCC</sub> , other pins: 0V to 6.5V		5		pF
t <sub>W</sub>	Input pulse width to SENSEm and $\overline{\text{MR}}$ pins		SENSEm: 1.05V <sub>ITN</sub> → 0.95V <sub>ITN</sub> or 0.95V <sub>ITP</sub> → 1.05V <sub>ITP</sub>		4		μs
			$\overline{\text{MR}}$ : 0.7V <sub>CC</sub> → 0.3V <sub>VCC</sub>		1		ns
t <sub>D</sub>	$\overline{\text{RESETn}}$ or RESETn delay time		CTn = open	14	20	24	ms
			CTn = V <sub>VCC</sub>	225	300	375	ms
t <sub>WDT</sub>	Watchdog timer timeout period		Start from $\overline{\text{RESET1}}$ or RESET1 release or last WDI transition	450	600	750	ms

- (1) Toggling  $\text{WDI}$  for a period less than  $t_{\text{WDT}}$  negatively affects  $I_{\text{VCC}}$ .
- (2) These specifications are beyond the recommended  $V_{\text{VCC}}$  range, and only define  $\overline{\text{RESETn}}$  or  $\text{RESETn}$  output performance during  $\text{VCC}$  ramp up.
- (3) The lowest supply voltage ( $V_{\text{VCC}}$ ) at which  $\overline{\text{RESETn}}$  or  $\text{RESETn}$  becomes active;  $t_{\text{RISE}}(\text{VCC}) \geq 15\mu\text{s/V}$ .
- (4)  $\text{CTn}$  (where  $n = 1, 2, 3$ , or  $4$ ) are constant current charging sources working from a range of  $0\text{V}$  to  $V_{\text{TH(CTn)}}$ , and the device is tested at  $V_{\text{CTn}} = 0.5\text{V}$ . For  $I_{\text{CT}}$  performance between  $0\text{V}$  and  $V_{\text{TH(CTn)}}$ , see [Figure 23](#).

**FUNCTIONAL BLOCK DIAGRAM****Figure 2. TPS386000**

## PIN CONFIGURATIONS

**RGP PACKAGE  
QFN-20  
(TOP VIEW)**



## PIN ASSIGNMENTS


PIN		DESCRIPTION	
NAME	NO.		
VCC	14	Supply voltage. Connecting a 0.1μF ceramic capacitor close to this pin is recommended.	
GND	12	Ground	
SENSE1	10	Monitor voltage input to SVS-1	When the voltage at this terminal drops below the threshold voltage (V <sub>ITN</sub> ), RESET1 is asserted.
SENSE2	9	Monitor voltage input to SVS-2	When the voltage at this terminal drops below the threshold voltage (V <sub>ITN</sub> ), RESET2 is asserted.
SENSE3	8	Monitor voltage input to SVS-3	When the voltage at this terminal drops below the threshold voltage (V <sub>ITN</sub> ), RESET3 is asserted.
SENSE4L	7	Falling monitor voltage input to SVS-4. When the voltage at this terminal drops below the threshold voltage (V <sub>ITN</sub> ), RESET4 or RESET4 is asserted.	
SENSE4H	6	Rising monitor voltage input to SVS-4. When the voltage at this terminal exceeds the threshold voltage (V <sub>ITP</sub> ), RESET4 or RESET4 is asserted. This pin can also be used to monitor the negative voltage rail in combination with VREF pin.	
CT1	5	Reset delay programming pin for SVS-1	Connecting this pin to VCC through a 40kΩ to 200kΩ resistor, or leaving it open, selects a fixed delay time (see the <a href="#">Electrical Characteristics</a> ). Connecting a capacitor > 220pF between this pin and GND selects the programmable delay time (see the <a href="#">Reset Delay Time</a> section).
CT2	4	Reset delay programming pin for SVS-2	
CT3	3	Reset delay programming pin for SVS-3	
CT4	2	Reset delay programming pin for SVS-4	
VREF	13	Reference voltage output. By connecting a resistor network between this pin and the negative power rail, SENSE4H can monitor the negative power rail. This pin is intended to only source current into resistor(s). Do not connect only capacitors and do not connect resistor(s) to a higher voltage than this pin.	
MR	1	Manual reset input for SVS-1. Logic low level of this pin asserts $\overline{\text{RESET1}}$ or RESET1.	
WDI	20	Watchdog timer (WDT) trigger input. Inputting either a positive or negative logic edge every 610ms (typ) prevents WDT time out at the $\overline{\text{WDO}}$ or WDO pin. Timer starts from releasing event of RESET1 or RESET1.	
NC	11	Not connected. It is recommended to connect this pin to the GND pin (pin 12), which is next to this pin.	
(Thermal Pad)	(PAD)	This is the IC substrate. This pad must be connected only to GND or to the floating thermal pattern on the printed circuit board (PCB).	

**PIN ASSIGNMENTS (continued)**


PIN		DESCRIPTION	
NAME	NO.		
$\overline{\text{RESET1}}$	15	Active low reset output of SVS-1	$\overline{\text{RESETn}}$ is an open-drain output pin. When $\overline{\text{RESETn}}$ is asserted, this pin remains in a low-impedance state. When $\overline{\text{RESETn}}$ is released, this pin goes to a high-impedance state after the delay time programmed by CTn.
$\overline{\text{RESET2}}$	16	Active low reset output of SVS-2	
$\overline{\text{RESET3}}$	17	Active low reset output of SVS-3	
$\overline{\text{RESET4}}$	18	Active low reset output of SVS-4	
$\overline{\text{WDO}}$	19	Watchdog timer output. This is an open-drain output pin. When WDT times out, this pin goes to a low-impedance state to GND. If there is no WDT timeout, this pin stays in a high-impedance state.	

## TYPICAL CHARACTERISTICS


At  $T_A = +25^\circ\text{C}$ , and  $V_{CC} = 3.3\text{V}$ , unless otherwise noted.




**Figure 3.**




**Figure 4.**




**Figure 5.**



**Figure 6.**









**Figure 7.**



**Figure 8.**

**TYPICAL CHARACTERISTICS (continued)**

At  $T_A = +25^\circ\text{C}$ , and  $V_{CC} = 3.3\text{V}$ , unless otherwise noted.

**Figure 9.****Figure 10.****Figure 11.****Figure 12.****Figure 13.****Figure 14.**



## TYPICAL CHARACTERISTICS (continued)

At  $T_A = +25^\circ\text{C}$ , and  $V_{CC} = 3.3\text{V}$ , unless otherwise noted.

### OUTPUT VOLTAGE LOW vs OUTPUT CURRENT




Figure 15.

### OUTPUT VOLTAGE LOW AT 1mA vs TEMPERATURE




Figure 16.

### OUTPUT VOLTAGE HIGH vs OUTPUT CURRENT




Figure 17.

### OUTPUT VOLTAGE HIGH AT 1mA vs TEMPERATURE




Figure 18.

### TPS386000-Q1 V\_REF OUTPUT LOAD REGULATION ( $V_{CC} = 1.8\text{V}$ )




Figure 19.

### TPS386000-Q1 V\_REF OUTPUT LOAD REGULATION ( $V_{CC} = 3.3\text{V}$ )




Figure 20.

## TYPICAL CHARACTERISTICS (continued)

At  $T_A = +25^\circ\text{C}$ , and  $V_{CC} = 3.3\text{V}$ , unless otherwise noted.




Figure 21.




Figure 22.

### TPS386000-Q1 CT1 TO CT4 PIN CHARGING CURRENT vs TEMPERATURE OVER CT PIN VOLTAGE




Figure 23.

## PARAMETRIC MEASUREMENT INFORMATION

### TEST CIRCUIT




Figure 24.

## GENERAL DESCRIPTION

The TPS386000-Q1 multi-channel supervisory device family combines four complete SVS function sets into one IC. The design of each SVS channel is based on the single-channel supervisory device series, [TPS3808](#). The TPS386000-Q1 is designed to assert RESETn or RESETn signals, as shown in [Table 1](#), [Table 2](#), [Table 3](#), and [Table 4](#). The RESETn or RESETn outputs remain asserted during a

user-configurable delay time after the event of reset release (see the [Reset Delay Time](#) section). Each SENSEm (m = 1, 2, 3, 4L) pin can be set to any voltage threshold above 0.4V using an external resistor divider. The SENSE4H pin can be used for any overvoltage detection greater than 0.4V, or for negative voltage detection using an external resistor divider (see the [Sensing Voltage Less Than 0.4V](#) section). A broad range of voltage threshold and reset delay time adjustments can be supported, allowing these devices to be used in a wide array of applications.

Table 1. SVS-1 Truth Table

CONDITION		OUTPUT	STATUS
		TPS386000-Q1	
$\overline{MR}$ = Low	SENSE1 < $V_{ITN}$	$\overline{RESET1}$ = Low	Reset asserted
$\overline{MR}$ = Low	SENSE1 > $V_{ITN}$	$\overline{RESET1}$ = Low	Reset asserted
$\overline{MR}$ = High	SENSE1 < $V_{ITN}$	$\overline{RESET1}$ = Low	Reset asserted
$\overline{MR}$ = High	SENSE1 > $V_{ITN}$	$\overline{RESET1}$ = High	Reset released after delay

Table 2. SVS-2 Truth Table

CONDITION	OUTPUT	STATUS
	TPS386000-Q1	
SENSE2 < $V_{ITN}$	$\overline{RESET2}$ = Low	Reset asserted
SENSE2 > $V_{ITN}$	$\overline{RESET2}$ = High	Reset released after delay

**Table 3. SVS-3 Truth Table**

CONDITION	OUTPUT	STATUS
	TPS386000-Q1	
$\text{SENSE3} < V_{\text{ITN}}$	$\overline{\text{RESET3}} = \text{Low}$	Reset asserted
$\text{SENSE3} > V_{\text{ITN}}$	$\overline{\text{RESET3}} = \text{High}$	Reset released after delay

**Table 4. SVS-4 Truth Table**

CONDITION		OUTPUT	STATUS
		TPS386000-Q1	
$\text{SENSE4L} < V_{\text{ITN}}$	$\text{SENSE4H} > V_{\text{ITP}}$	$\overline{\text{RESET4}} = \text{Low}$	Reset asserted
$\text{SENSE4L} < V_{\text{ITN}}$	$\text{SENSE4H} < V_{\text{ITP}}$	$\overline{\text{RESET4}} = \text{Low}$	Reset asserted
$\text{SENSE4L} > V_{\text{ITN}}$	$\text{SENSE4H} > V_{\text{ITP}}$	$\overline{\text{RESET4}} = \text{Low}$	Reset asserted
$\text{SENSE4L} > V_{\text{ITN}}$	$\text{SENSE4H} < V_{\text{ITP}}$	$\overline{\text{RESET4}} = \text{High}$	Reset released after delay

**Table 5. Watchdog Timer (WDT) Truth Table**

CONDITION				OUTPUT	STATUS
$\overline{\text{WDO}}$	WDO	$\overline{\text{RESET1}}$ OR $\overline{\text{RESET1}}$	WDI PULSE INPUT	TPS386000-Q1	
Low	High	Asserted	Toggling	$\overline{\text{WDO}} = \text{low}$	Remains in WDT timeout
Low	High	Asserted	610ms after last WDI $\uparrow$ or WDI $\downarrow$	$\overline{\text{WDO}} = \text{low}$	Remains in WDT timeout
Low	High	Released	Toggling	$\overline{\text{WDO}} = \text{low}$	Remains in WDT timeout
Low	High	Released	610ms after last WDI $\uparrow$ or WDI $\downarrow$	$\overline{\text{WDO}} = \text{low}$	Remains in WDT timeout
High	Low	Asserted	Toggling	$\overline{\text{WDO}} = \text{high}$	Normal operation
High	Low	Asserted	610ms after last WDI $\uparrow$ or WDI $\downarrow$	$\overline{\text{WDO}} = \text{high}$	Normal operation
High	Low	Released	Toggling	$\overline{\text{WDO}} = \text{high}$	Normal operation
High	Low	Released	610ms after last WDI $\uparrow$ or WDI $\downarrow$	$\overline{\text{WDO}} = \text{low}$	Enters WDT timeout

## RESET OUTPUT


In a typical TPS386000-Q1 application,  $\overline{\text{RESETn}}$  or RESETn outputs are connected to the reset input of a processor (DSP, CPU, FPGA, ASIC, etc.), or connected to the enable input of a voltage regulator (DC-DC, LDO, etc.)

The TPS386000-Q1 provides open-drain reset outputs. Pull-up resistors must be used to hold these lines high when  $\overline{\text{RESETn}}$  is not asserted, or when RESETn is asserted. By connecting pull-up resistors to the proper voltage rails (up to 6.5V),  $\overline{\text{RESETn}}$  or RESETn output nodes can be connected to the other devices at the correct interface voltage levels. The pull-up resistor should be no smaller than 10k $\Omega$  because of the safe operation of the output transistors. By using wired-OR logic, any combination of  $\overline{\text{RESETn}}$  can be merged into one logic signal.

The TPS386000-Q1 provides push-pull reset outputs. The logic high level of the outputs is determined by the VCC voltage. With this configuration, pull-up resistors are not required and some board area can be saved. However, all the interface logic levels should be examined. All  $\overline{\text{RESETn}}$  or RESETn connections must be compatible with the VCC logic level.


The  $\overline{\text{RESETn}}$  or RESETn outputs are defined for VCC voltage higher than 0.9V. To ensure that the target processor(s) are properly reset, the VCC supply input should be fed by the available power rail as early as possible in application circuits. Table 1, Table 2, Table 3, and Table 4 are truth tables that describe how the outputs are asserted or released. Figure 25, Figure 26, Figure 27, and Figure 28 show the SVS-n timing diagrams. When the condition(s) are met, the device changes the state of SVS-n from asserted to released after a user-configurable delay time. However, the transitions from released-state to asserted-state are performed almost immediately with

minimal propagation delay. Figure 27 describes relationship between threshold voltages ( $V_{\text{ITN}}$  and  $V_{\text{HYSN}}$ ) and SENSEm voltage; and all SVS-1, SVS-2, SVS-3, and SVS-4 have the same behavior of Figure 27.




NOTE: The TPS386000-Q1 is shown here using  $\overline{\text{RESETn}}$ .

**Figure 25. SVS-1 Timing Diagram**




NOTE: The TPS386000-Q1 is shown here using  $\overline{\text{RESETn}}$ .

**Figure 26. SVS-2 Timing Diagram**




NOTE: The TPS386000-Q1 is shown here using  $\overline{\text{RESETn}}$ .

**Figure 27. SVS-3 Timing Diagram**



NOTE: The TPS386000-Q1 is shown here using  $\overline{\text{RESETn}}$ .

**Figure 28. SVS-4 Timing Diagram**



NOTE: The TPS386000-Q1 is shown here using  $\overline{\text{RESETn}}$  and  $\overline{\text{WDO}}$ .

**Figure 29. WDT Timing Diagram**

## SENSE INPUT

The SENSEm inputs are pins that allow any system voltages to be monitored. If the voltage at the SENSE1, SENSE2, SENSE3, or SENSE4L pins drops below  $V_{ITN}$ , then the corresponding reset outputs are asserted. If the voltage at the SENSE4H pin exceeds  $V_{ITP}$ , then  $\overline{\text{RESET4}}$  or RESET4 is asserted. The comparators have a built-in hysteresis to ensure smooth reset output assertions and deassertions. Although not required in most cases, for extremely noise applications, it is good analog design practice to place a 1nF to 10nF bypass capacitor at the SENSEm input in order to reduce sensitivity to transients, layout parasitics, and interference between power rails monitored by this device. A typical connection of resistor dividers are shown in Figure 30. All the SENSEm pins can be used to monitor voltage rails down to 0.4V. Threshold voltages can be calculated by following equations:

$$\text{VCC1\_target} = (1 + R_{S1H}/R_{S1L}) \times 0.4 \text{ (V)} \quad (1)$$

$$\text{VCC2\_target} = (1 + R_{S2H}/R_{S2L}) \times 0.4 \text{ (V)} \quad (2)$$

$$\text{VCC3\_target} = (1 + R_{S3H}/R_{S3L}) \times 0.4 \text{ (V)} \quad (3)$$

$$\text{VCC4\_target1} = \{1 + R_{S4H}/R_{S4M} + R_{S4L}\} \times 0.4 \text{ (V)} \quad (4)$$

$$\text{VCC4\_target2} = \{1 + R_{S4H}/R_{S4M} + R_{S4L}\} \times 0.4 \text{ (V)} \quad (5)$$

Where VCC4\_target1 is the undervoltage threshold, and VCC4\_target2 is the overvoltage threshold.

## WINDOW COMPARATOR

The comparator at the SENSE4H pin has the opposite comparison polarity to the other SENSEm pins. In the configuration shown in Figure 30, this comparator monitors overvoltage of the VCC4 node; combined with the comparator at SENSE4L, SVS-4 forms a window comparator.

## SENSING VOLTAGE LESS THAN 0.4V

By using voltage reference output VREF, the SVS-4 comparator can monitor negative voltage or positive voltage lower than 0.4V. Figure 1 shows this usage in an application circuit. SVS-4 monitors the positive and negative voltage power rail (for example, +15V and -15V supply to an op amp) and the  $\overline{\text{RESET4}}$  or RESET4 output status continues to be as described in Table 4. Note that  $R_{S42H}$  is located at higher voltage position than  $R_{S42L}$ . The threshold voltage calculations are shown in the following equations:

$$\text{VCC41\_target} = (1 + R_{S41H}/R_{S41L}) \times 0.4 \text{ (V)} \quad (6)$$

$$\text{VCC42\_target} = (1 + R_{S42L}/R_{S42H}) \times 0.4 - R_{S42L}/R_{S42H} \times V_{\text{REF}} \quad (7)$$

$$= 0.4 - R_{S42L}/R_{S42H} \times 0.8 \text{ (V)} \quad (8)$$




Figure 30. Typical Application Circuit (SVS-4: Window Comparator)



## RESET DELAY TIME

Each of the SVS-n channels can be configured independently in one of three modes. [Table 6](#) describes the delay time settings.

**Table 6. Delay Timing Selection**

CTn CONNECTION	DELAY TIME
Pull-up to VCC	300ms (typ)
Open	20 ms (typ)
Capacitor to GND	Programmable

To select the 300ms fixed delay time, the CTn pin should be pulled up to VCC using a resistor from 40kΩ to 200kΩ. Note that there is a pulldown transistor from CTn to GND that turns on every time the device powers on to determine and confirm CTn pin status; therefore, a direct connection of CTn to VCC causes a large current flow. To select the 20ms fixed delay time, the CTn pin should be left open. To program a user-defined adjustable delay time, an external capacitor must be connected between CTn and GND. The adjustable delay time can be calculated by the following equation:

$$C_{CT} \text{ (nF)} = [t_{\text{DELAY}} \text{ (ms)} - 0.5 \text{ (ms)}] \times 0.242 \quad (9)$$

Using this equation, a delay time can be set to between 1.4ms to 10s. The external capacitor should be greater than 220pF (nominal) so that the TPS386000-Q1 can distinguish it from an open CT pin. The reset delay time is determined by the time it takes an on-chip, precision 300nA current source to charge the external capacitor to 1.24V. When the  $\overline{\text{RESETn}}$  or RESETn outputs are asserted, the corresponding capacitors are discharged. When the condition to release  $\overline{\text{RESETn}}$  or RESETn occurs, the internal current sources are enabled and begin to charge the external capacitors. When the CTn voltage on a capacitor reaches 1.24V, the corresponding  $\overline{\text{RESETn}}$  or RESETn pins are released. Note that a low leakage type capacitor (such as ceramic) should be used, and that stray capacitance around this pin may cause errors in the reset delay time.

## MANUAL RESET

The manual reset ( $\overline{\text{MR}}$ ) input allows external logic signal from other processors, logic circuits, and/or discrete sensors to initiate a device reset. Because  $\overline{\text{MR}}$  is connected to SVS-1, the RESET1 or RESET1 pin is intended to be connected to processor(s) as a primary reset source. A logic low at  $\overline{\text{MR}}$  causes RESET1 or RESET1 to assert. After  $\overline{\text{MR}}$  returns to a logic high and SENSE1 is above its reset threshold,

$\overline{\text{RESET1}}$  or RESET1 is released after the user-configured reset delay time. Note that unlike the [TPS3808](#) series, the TPS386000-Q1 does not integrate an internal pull-up resistor between MR and VCC.

To control the  $\overline{\text{MR}}$  function from more than one logic signal, the logic signals can be combined by wired-OR into the MR pin using multiple NMOS transistors and one pull-up resistor.

## WATCHDOG TIMER


The TPS386000-Q1 provides a watchdog timer with a dedicated watchdog error output,  $\overline{\text{WDO}}$  or WDO. The  $\overline{\text{WDO}}$  or WDO output enables application board designers to easily detect and resolve the hang-up status of a processor. As with MR, the watchdog timer function of the device is also tied to SVS-1. [Figure 29](#) shows the timing diagram of the WDT function. Once  $\overline{\text{RESET1}}$  or RESET1 is released, the internal watchdog timer starts its countdown. Inputting a logic level transition at WDI resets the internal timer count and the timer restarts the countdown. If the TPS386000-Q1 fails to receive any WDI rising or falling edge within the WDT period, the WDT times out and asserts  $\overline{\text{WDO}}$  or WDO. After  $\overline{\text{WDO}}$  or WDO is asserted, the device holds the status with the internal latch circuit. To clear this timeout status, a reset assertion of  $\overline{\text{RESET1}}$  or RESET is required. That is, a negative pulse to MR, a SENSE1 voltage less than  $V_{\text{ITN}}$ , or a VCC power-down is required.

To reset the processor by WDT timeout,  $\overline{\text{WDO}}$  can be combined with  $\overline{\text{RESET1}}$  by using the wired-OR with the TPS386000-Q1 option.


For legacy applications where the watchdog timer timeout causes RESET1 to assert, connect WDO to MR; see [Figure 30](#) for the connections and see [Figure 31](#) and [Figure 32](#) for the timing diagram. This legacy support configuration is available with the TPS386000-Q1.

## IMMUNITY TO SENSEn VOLTAGE TRANSIENTS

The TPS386000-Q1 is relatively immune to short negative transients on the SENSEn pin. Sensitivity to transients depends on threshold overdrive, as shown in the typical performance graph *TPS386000-Q1 SENSEn Minimum Pulse Width vs SENSEn Threshold Overdrive Voltage* ([Figure 9](#)).



**Figure 31. Legacy WDT Configuration Timing Diagram**



**Figure 32. Enlarged View of Event 1 from  
Figure 31**

## REVISION HISTORY

Changes from Original (September 2010) to Revision A	Page
<ul style="list-style-type: none"> <li>Added AEC Q100 text to features which includes ambient operating temperature range, HBM and CDM classification levelsl .....</li> </ul>	1
<ul style="list-style-type: none"> <li>Deleted Latch-up performance text from <i>ABSOLUTE MAXIMUM RATINGS</i> table .....</li> </ul>	2
<ul style="list-style-type: none"> <li>Added ESD ratings for HBM and CDM to <i>ABSOLUTE MAXIMUM RATINGS</i> table .....</li> </ul>	2

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS386000QRGPRQ1	ACTIVE	QFN	RGP	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS 386000Q	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPS386000-Q1 :**

- Catalog: [TPS386000](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS386000QRGPRQ1	QFN	RGP	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS386000QRGPRQ1	QFN	RGP	20	3000	367.0	367.0	35.0

RGP (S-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



4203555/G 07/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Check thermal pad mechanical drawing in the product datasheet for nominal lead length dimensions.



## THERMAL PAD MECHANICAL DATA

RGP (S-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206346-4/Z 04/13

NOTES: A. All linear dimensions are in millimeters

RGP (S-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)