www.ti.com

## LOW QUIESCENT CURRENT, PROGRAMMABLE DELAY SUPERVISORY CIRCUIT

#### **FEATURES**

- Power-On Reset Generator With Adjustable Delay Time: 1.25 ms to 10 s
- Very Low Quiescent Current: 2.4 μA Typical
- High Threshold Accuracy: 0.5% Typical
- Fixed Threshold Voltages for Standard Voltage Rails from 0.9 V to 5 V and Adjustable Voltage Down to 0.4 V Are Available
- Manual Reset (MR) Input
- Open-Drain RESET Output
- Temperature Range: -55°C to 125°C
- Small SOT23 Package

# SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (-55°C/125°C)
   Temperature Range<sup>(1)</sup>
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability


#### **APPLICATIONS**

- DSP or Microcontroller Applications
- Notebook/Desktop Computers
- PDAs/Hand-Held Products
- Portable/Battery Powered Products
- FPGA/ASIC Applications
- (1) Custom temperature ranges available


#### **DESCRIPTION/ORDERING INFORMATION**

The TPS3808xxx family of microprocessor supervisory circuits monitors system voltages from 0.4 V to 5.0 V, asserting an open-drain RESET signal when the <u>SENSE</u> voltage drops below a preset threshold or when the manual reset (MR) pin drops to a logic low. The RESET output remains low for the user-adjustable delay time after the SENSE voltage and manual reset (MR) return above the respective thresholds.

The TPS3808 uses a precision reference to achieve 0.5% threshold accuracy for  $V_{IT} \le 3.3$  V. The reset delay time can be set to 20 ms by disconnecting the  $C_T$  pin, 300 ms by connecting the  $C_T$  pin to  $V_{DD}$  using a resistor, or can be user-adjusted between 1.25 ms and 10 s by connecting the  $C_T$  pin to an external capacitor. The TPS3808 has a very low typical quiescent current of 2.4  $\mu$ A, so it is well-suited to battery-powered applications. It is available in a small SOT23 package, and is fully specified over a temperature range of –55°C to +125°C ( $T_J$ ).



Typical Application Circuit



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION(1)

PRODUCT <sup>(2)</sup>	NOMINAL SUPPLY VOLTAGE <sup>(3)</sup>	THRESHOLD VOLTAGE (V <sub>IT</sub> )	TOP-SIDE MARKING
TPS3808G01MDBVTEP	Adjustable	0.405 V	NXS
TPS3808G09MDBVTEP (4)	0.9 V	0.84 V	PREVIEW
TPS3808G12MDBVTEP <sup>(4)</sup>	1.2 V	1.12 V	PREVIEW
TPS3808G125MDBVTEP <sup>(4)</sup>	1.25 V	1.16 V	PREVIEW
TPS3808G15MDBVTEP <sup>(4)</sup>	1.5 V	1.40 V	PREVIEW
TPS3808G18MDBVTEP <sup>(4)</sup>	1.8 V	1.67 V	PREVIEW
TPS3808G25MDBVTEP <sup>(4)</sup>	2.5 V	2.33 V	PREVIEW
TPS3808G30MDBVTEP(4)	3.0 V	2.79 V	PREVIEW
TPS3808G33MDBVREP	3.3 V	3.07 V	CHK
TPS3808G50MDBVTEP <sup>(4)</sup>	5.0 V	4.65 V	PREVIEW

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com. Devices are shipped on tape and reel with either 250 units per reel (part numbers ending with 'TEP') or 3000 units per reel (part numbers ending with 'REP').

- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (3) Custom threshold voltages from 0.82 V to 3.3 V, 4.4 V to 5.0 V are available through the use of factory EEPROM programming. Minimum order quantities apply. Contact factory for details and availability.
- (4) Product Preview. Contact your TI sales representative for availability.

### **ABSOLUTE MAXIMUM RATINGS**(1)

Over operating junction temperature range, unless otherwise noted.

	TPS3808	UNIT
Input voltage range, V <sub>DD</sub>	-0.3 to 7.0	V
C <sub>T</sub> voltage range, V <sub>CT</sub>	-0.3 to V <sub>DD</sub> + 0.3	V
Other voltage ranges: V <sub>RESET</sub> , V <sub>MR</sub> , V <sub>SENSE</sub>	-0.3 to 7	V
RESET pin current	5	mA
Operating junction temperature range, T <sub>J</sub> <sup>(2)</sup>	-55 to +150	°C
Storage temperature range, T <sub>stg</sub>	-65 to +150	°C
ESD rating, HBM	2	kV
ESD rating, CDM	500	V

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the Electrical Characteristics is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

(2) As a result of the low dissipated power in this device, it is assumed that  $T_J = T_A$ .

Submit Documentation Feedback



#### **ELECTRICAL CHARACTERISTICS**

 $1.7~V \le V_{DD} \le 6.5~V,~R_{LRESET} = 100~k\Omega,~C_{LRESET} = 50~pF,~over~operating~temperature~range~(T_J = -55^{\circ}C~to~+125^{\circ}C),~unless~otherwise~noted.~Typical~values~are~at~T_J = +25^{\circ}C.$ 

	PARAMET	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$V_{DD}$	Input supply range			1.7		6.5	V	
	Cupaly ourrant (ourran	tinto \/ nin	$\frac{V_{DD}}{MR} = 3.3 \text{ V}, \overline{RESET}$ not asserted MR, RESET, C <sub>T</sub> open		2.4	5.0	μΑ	
I <sub>DD</sub>	Supply current (curren	t into v <sub>DD</sub> pin)	$\frac{V_{DD}}{MR} = 6.5 \text{ V}, \overline{RESET} \text{ not asserted}$ $\overline{MR}, \overline{RESET}, C_T \text{ open}$		2.7	6.0	μΑ	
V			$1.3 \text{ V} \le \text{V}_{DD} < 1.8 \text{ V}, \text{ I}_{OL} = 0.4 \text{ mA}$			0.3	V	
$V_{OL}$	Low-level output voltaç	je	$1.8 \text{ V} \le \text{V}_{DD} \le 6.5 \text{ V}, \text{ I}_{OL} = 1.0 \text{ mA}$			0.4	V	
	Power-up reset voltage	e <sup>(1)</sup>	$V_{OL}$ (max) = 0.2 V, $I_{\overline{RESET}}$ = 15 $\mu A$			0.8	V	
		TPS3808G01		-2.0	±1.0	+2.0		
$V_{\text{IT}}$	Negative-going input threshold accuracy	V <sub>IT</sub> ≤ 3.3 V		-1.7	±0.5	+1.7	%	
		3.3 V < V <sub>IT</sub> ≤ 5.0 V		-2.0	±1.0	+2.0		
	Ukatawaia an V. min	TPS3808G01			1.5	3.0	0/1/	
$V_{HYS}$	Hysteresis on V <sub>IT</sub> pin	eresis on V <sub>IT</sub> pin Fixed versions			1.0	2.5	%V <sub>IT</sub>	
R <sub>MR</sub>	MR Internal pullup res	stance		70	90		kΩ	
	Input current at	TPS3808G01	V <sub>SENSE</sub> = V <sub>IT</sub>	-25		25	nA	
I <sub>SENSE</sub>	<sup>NSE</sup> SENSE pin	Fixed versions	V <sub>SENSE</sub> = 6.5 V		1.7		μΑ	
I <sub>OH</sub>	RESET leakage currer	nt	V <sub>RESET</sub> = 6.5 V, RESET not asserted			300	nA	
C	Input capacitance,	C <sub>T</sub> pin	V <sub>IN</sub> = 0 V to V <sub>DD</sub>		5		pF	
C <sub>IN</sub>	any pin	Other pins	V <sub>IN</sub> = 0 V to 6.5 V		5		ρr 	
V <sub>IL</sub>	MR logic low input			0		0.3 V <sub>DD</sub>	V	
V <sub>IH</sub>	MR logic low input			0.7 V <sub>DD</sub>		$V_{DD}$	V	
	Input pulse width to	t pulse width to SENSE $V_{IH} = 1.05 V_{IT}, V_{IL} = 0.95 V_{IT}$			20			
t <sub>w</sub>	RESET	MR	$V_{IH} = 0.7 \ V_{DD}, \ V_{IL} = 0.3 \ V_{DD}$		0.001		μs	
		C <sub>T</sub> = Open		12	20	29	ms	
	, DECET 1.1	$C_T = V_{DD}$	Con Timing Diagram	180	300	440	ms	
t <sub>d</sub> RESET delay time	C <sub>T</sub> = 100 pF	See Timing Diagram	0.75	1.25	1.8	ms		
		C <sub>T</sub> = 180 nF		0.7	1.2	1.8	S	
	Propagation delay	MR to RESET	$V_{IH} = 0.7 \ V_{DD}, \ V_{IL} = 0.3 \ V_{DD}$		150		ns	
t <sub>pHL</sub>	High-to-low level RESET delay	SENSE to RESET	V <sub>IH</sub> = 1.05 V <sub>IT</sub> , V <sub>IL</sub> = 0.95 V <sub>IT</sub>		20		μs	
$\theta_{JA}$	Thermal resistance, ju	nction-to-ambient			290		°C/W	

<sup>(1)</sup> The lowest supply voltage ( $V_{DD}$ ) at which  $\overline{RESET}$  becomes active.  $T_{rise(VDD)} \ge 15 \,\mu s/V$ .



#### **FUNCTIONAL BLOCK DIAGRAMS**





Figure 1. Adjustable and Fixed Voltage Versions

#### **PIN ASSIGNMENTS**



**Table 1. TERMINAL FUNCTIONS** 

TERMINAL		
NAME	SOT23 (DBV) PIN NO.	DESCRIPTION
RESET	1	RESET is an open-drain output that is driven to a low impedance state when RESET is asserted (either the SENSE input is lower than the threshold voltage ( $V_{IT}$ ) or the $\overline{MR}$ pin is set to a logic low). RESET remains low (asserted) for the reset period after both SENSE is above $V_{IT}$ and $\overline{MR}$ is set to a logic high. A pullup resistor from 10 kΩ to 1 MΩ should be used on this pin, and allows the reset pin to attain voltages higher than $V_{DD}$ .
GND	2	Ground
MR	3	Driving the manual reset pin $(\overline{MR})$ low asserts $\overline{RESET}$ . $\overline{MR}$ is internally tied to $V_{DD}$ by a $90k\Omega$ pullup resistor.
C <sub>T</sub>	4	Reset period programming pin. Connecting this pin to $V_{DD}$ through a 40-k $\Omega$ to 200-k $\Omega$ resistor or leaving it open results in fixed delay times (see Electrical Characteristics). Connecting this pin to a ground referenced capacitor $\geq$ 100 pF gives a user-programmable delay time. See the Selecting the Reset Delay Time section for more information.
SENSE	5	This pin is connected to the voltage to be monitored. If the voltage at this terminal drops below the threshold voltage $V_{IT}$ , then $\overline{RESET}$ is asserted.
$V_{DD}$	6	Supply voltage. It is good analog design practice to place a 0.1-μF ceramic capacitor close to this pin.

Submit Documentation Feedback



#### **TIMING DIAGRAM**




Figure 2. TPS3808 Timing Diagram Showing MR and SENSE Reset Timing

#### **TRUTH TABLE**

MR	SENSE > V <sub>IT</sub>	RESET
L	0	L
L	1	L
Н	0	L
Н	1	Н



#### TYPICAL CHARACTERISTICS

At  $T_J$  = +25°C,  $V_{DD}$  = 3.3 V,  $R_{LRESET}$  = 100k $\Omega$ , and  $C_{LRESET}$  = 50pF, unless otherwise noted.




Figure 3.




Figure 4.

#### NORMALIZED RESET TIMEOUT PERIOD




Figure 5.

# MAXIMUM TRANSIENT DURATION AT SENSE VS SENSE THRESHOLD OVERDRIVE VOLTAGE





Figure 6.

### NORMALIZED SENSE THRESHOLD VOLTAGE ( $V_{\text{IT}}$ )



LOW-LEVEL RESET VOLTAGE




Figure 8.

Submit Documentation Feedback



## **TYPICAL CHARACTERISTICS (continued)**

At  $T_J$  = +25°C,  $V_{DD}$  = 3.3 V,  $R_{LRESET}$  = 100k $\Omega$ , and  $C_{LRESET}$  = 50pF, unless otherwise noted.




Figure 9.



#### **DEVICE OPERATION**

The TPS3808 microprocessor supervisory product family is designed to assert a RESET signal when either the SENSE pin voltage drops below V<sub>IT</sub> or the manual reset (MR) is driven low. The RESET output remains asserted for a user-adjustable time after both the manual reset (MR) and SENSE voltages return above the respective thresholds. A broad range of voltage threshold and reset delay time adjustments are available, allowing these devices to be used in a wide array of applications. Reset threshold voltages can be factory-set from 0.82 V to 3.3 V or from 4.4 V to 5.0 V, while the TPS3808G01 can be set to any voltage above 0.405 V using an external resistor divider. Two preset delay times are also user-selectable: connecting the  $C_T$  pin to  $V_{DD}$  results in a 300ms reset delay, while leaving the C<sub>T</sub> pin open yields a 20-ms reset delay. In addition, connecting a capacitor between C<sub>T</sub> and GND allows the designer to select any reset delay period from 1.25 ms to 10 s.

#### **RESET OUTPUT**

A typical application of the TPS3808G25 used with the OMAP1510 processor is shown in Figure 10. The open-drain RESET output is typically connected to the RESET input of a microprocessor. A pullup resistor must be used to hold this line high when RESET is not asserted. The RESET output is undefined for voltage below 0.8 V, but this is normally not a problem since most microprocessors do not function below this voltage. RESET remains high (unasserted) as long as SENSE is above its threshold (VIT) and the manual reset (MR) is logic high. If either SENSE falls below VIT or MR is driven low, RESET is asserted, driving the RESET pin to a low impedance.




Figure 10. Typical Application of the TPS3808 with an OMAP Processor

Once  $\overline{\text{MR}}$  is again logic high and SENSE is above V<sub>IT</sub> + V<sub>HYS</sub> (the threshold hysteresis), a delay circuit is enabled which holds RESET low for a specified reset delay period. Once the reset delay has expired, the RESET pin goes to a high impedance state. The pullup resistor from the open-drain RESET to the

supply line can be used to allow the reset signal for the microprocessor to have a voltage higher than  $V_{DD}$  (up to 6.5 V). The pullup resistor should be no smaller than 10 k $\Omega$  as a result of the finite impedance of the RESET line.

#### **SENSE INPUT**

The SENSE input provides a terminal at which any system voltage can be monitored. If the voltage on this pin drops below  $V_{\rm IT}$ , then RESET is asserted. The comparator has a built-in hysteresis to ensure smooth RESET assertions and de-assertions. It is good analog design practice to put a 1-nF to 10-nF bypass capacitor on the SENSE input to reduce sensitivity to transients and layout parasitics.

The TPS3808G01 can be used to monitor any voltage rail down to 0.405 V using the circuit shown in Figure 11.




Figure 11. Using the TPS3808G01 to Monitor a User-Defined Threshold Voltage

### MANUAL RESET (MR) INPUT

The manual reset ( $\overline{\text{MR}}$ ) input allows a processor or other logic circuits to initiate <u>a</u> reset. A logic <u>low</u> (0.3 V<sub>DD</sub>) on MR causes RESET to assert. After MR returns to a <u>logic</u> high and SENSE is above its reset threshold, RESET is de-asserted <u>after</u> the user defined reset delay expires. Note that MR is internally tied to V<sub>DD</sub> using a <u>90-k\Omega</u> resistor so this pin can be left unconnected if MR will not be used.

See Figure 12 for how  $\overline{\text{MR}}$  can be used to monitor multiple system voltages. Note that if the logic signal driving  $\overline{\text{MR}}$  does not go fully to  $V_{DD}$ , there will be some additional current draw into  $\overline{V_{DD}}$  as a result of the internal pullup resistor on  $\overline{\text{MR}}$ . To minimize current draw, a logic-level FET can be used as illustrated in Figure 13.






Figure 12. Using MR to Monitor Multiple System Voltages




Figure 13. Using an External MOSFET to Minimize I<sub>DD</sub> When MR Signal Does Not Go to V<sub>DD</sub>

#### SELECTING THE RESET DELAY TIME

The TPS3808 has three options for setting the RESET delay time as shown in Figure 14. Figure 14a shows the configuration for a fixed 300-ms typical delay time by tying  $C_T$  to  $V_{DD}$ ; a resistor from 40 kΩ to 200 kΩ must be used. Supply current is not

affected by the choice of resistor. Figure 14b shows a fixed 20-ms delay time by leaving the  $C_T$  pin open. Figure 14c shows a ground referenced capacitor connected to  $C_T$  for a user-defined program time between 1.25 ms and 10 s.

The capacitor  $C_T$  should be  $\geq 100$  pF nominal value in order for the TPS3808xxx to recognize that the capacitor is present. The capacitor value for a given delay time can be calculated using the following equation:

$$C_T (nF) = [t_D (s) - 0.5 \times 10^{-3} (s)] \times 175$$
 (1)

The reset delay time is determined by the time it takes an on-chip precision 220-nA current source to charge the external capacitor to 1.23 V. When a RESET is asserted the capacitor is discharged. When the RESET conditions are cleared, the internal current source is enabled and begins to charge the external capacitor. When the voltage on this capacitor reaches 1.23 V, RESET is deasserted. Note that a low-leakage type capacitor such as a ceramic should be used, and that stray capacitance around this pin may cause errors in the reset delay time.

## IMMUNITY TO SENSE PIN VOLTAGE TRANSIENTS

The TPS3808 is relatively immune to short negative transients on the SENSE pin. Sensitivity to transients is dependent on threshold overdrive, as shown in the Maximum Transient Duration at Sense vs Sense Threshold Overdrive Voltage graph (Figure 6) in the Typical Characteristics section.




Figure 14. Configuration Used to Set the RESET Delay Time





11-Apr-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Diawing		Qty	(2)		(3)		(4)	
TPS3808G01MDBVTEP	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	NXS	Samples
TPS3808G33MDBVREP	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	СНК	Samples
V62/08607-01XE	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	NXS	Samples
V62/08607-09XE	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	СНК	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.





11-Apr-2013

## PACKAGE MATERIALS INFORMATION

www.ti.com 20-Jul-2010

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3808G01MDBVTEP	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808G33MDBVREP	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 20-Jul-2010




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3808G01MDBVTEP	SOT-23	DBV	6	250	203.0	203.0	35.0
TPS3808G33MDBVREP	SOT-23	DBV	6	3000	203.0	203.0	35.0

## DBV (R-PDSO-G6)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



## DBV (R-PDSO-G6)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>