

SLVSAX6G - OCTOBER 2011-REVISED JANUARY 2013

Dual Channel, Current-Limited, Power-Distribution Switches

Check for Samples: TPS2052C, TPS2062C, TPS2062C-2, TPS2066C, TPS2066C-2, TPS2060C, TPS2064C, TPS2064C-2, TPS2002C, TPS2003C

FEATURES

www.ti.com

- **Dual Power Switch Family**
- Rated Currents of 0.5A, 1A, 1.5A, 2A
- Accurate ±20% Current-limit Tolerance
- Fast Overcurrent Response 2 us (Typical)
- 70-mΩ (Typical) High-Side N-Channel MOSFET
- Operating Range: 4.5 V to 5.5 V
- Deglitched Fault Reporting (FLTx) .
- Selected Parts with (TPS20xxC) and without (TPS20xxC-2) Output Discharge
- **Reverse Current Blocking**

- **Built-in Softstart**
- Pin for Pin with Existing TI Switch Portfolio
- Ambient Temperature Range: -40°C to 85°C

APPLICATIONS

- USB Ports/Hubs, Laptops, Desktops
- **High-Definition Digital TVs**
- Set Top Boxes .
- **Short-Circuit Protection**

DESCRIPTION

The TPS20xxC and TPS20xxC-2 dual power-distribution switch family is intended for applications such as USB where heavy capacitive loads and short-circuits may be encountered. This family offers multiple devices with fixed current-limit thresholds for applications between 0.5 A and 2 A.

The TPS20xxC and TPS20xxC-2 dual family limits the output current to a safe level by operating in a constantcurrent mode when the output load exceeds the current-limit threshold. This provides a predictable fault current under all conditions. The fast overcurrent response time eases the burden on the main 5 V supply to provide regulated power when the output is shorted. The power-switch rise and fall times are controlled to minimize current surges during turn-on and turn-off.






Table 1. Devices

RATED CURRENT	DEVICES		STATUS			
RATED CORRENT	DEVICES	DEVICES MSOP-8 (PowerPad™) SON -10		SOIC-8	SON-8	
0.5 A	TPS2052C	Active	-	-	—	
1 A	TPS2062C and 66C	Active and Active	—	Active and Active	_	
1 A	TPS2062C-2 and 66C-2	— and Active	-	-	Active and —	
1.5 A	TPS2060C and 64C	Active and Active	-	-	_	
1.5 A	TPS2064C-2	Active	-	-	_	
2 A	TPS2002C and 03C	—	Active and Active	-	—	



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.





www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

MAXIMUM		OUTPUT		P/	ACKAGE DEVICES a	nd MARKING ^{(;}	3)
OPERATING CURRENT	ENABLE	OUTPUT DISCHARGE	BASE PART NUMBER	SOIC-8 (D)	MSOP-8 (DGN) PowerPAD™	SON-10 (DRC)	SON-8 (DRB)
0.5	High	Y	TPS2052C	-	PYNI	-	-
1	Low	Y	TPS2062C	2062C	VRBQ	-	-
1	Low	Ν	TPS2062C-2	-	-	-	PYVI
1	High	Y	TPS2066C	2066C	VRDQ	-	-
1	High	Ν	TPS2066C-2	-	PYUI	-	_
1.5	Low	Y	TPS2060C	-	VRAQ	-	-
1.5	High	Y	TPS2064C	-	VRCQ	-	-
1.5	High	Ν	TPS2064C-2	-	PYTI	-	-
2	Low	Y	TPS2002C	-	-	VREQ	-
2	High	Y	TPS2003C	-	-	VRFQ	-

DEVICE INFORMATION⁽¹⁾⁽²⁾

For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) Package code for MSOP-8 is "DGN" and for SON is "DRC".

(3) "-" indicates the device is not available in this package.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾

		VA	LUE		
		MIN	MAX	UNIT	
Voltage ra	ange on IN, OUTx, ENx or ENx, FLTx ⁽³⁾	-0.3	6	V	
Voltage range from IN to OUT -6 6					
Maximum	Maximum junction temperature, T _J Internally Limited				
	Human Body Model		2	kV	
ESD	Charged Device Model		500	V	
	IEC 61000-4-2, Contact / Air ⁽⁴⁾		8 / 15	kV	

(1) Absolute maximum ratings apply over recommended junction temperature range.

(2) All voltages are with respect to GND unless otherwise noted.

(3) See INPUT AND OUTPUT CAPACITANCE section.

(4) V_{OUT} was surged on a PCB with input and output bypassing per Figure 1 (except input capacitor was 22 μF) with no device failure.

THERMAL INFORMATION

	THERMAL METRIC ⁽¹⁾⁽²⁾	D	DGN	DRC	DRB	
		8 PINS	8 PINS	10 PINS	8-PINS	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	129.9	57.2	45.4	50.8	
θ_{JCtop}	Junction-to-case (top) thermal resistance	83.5	110.5	58	60.3	
θ_{JB}	Junction-to-board thermal resistance	70.4	60.7	21.1	26.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	36.6	7.8	1.9	2.1	°C/VV
ψ_{JB}	Junction-to-board characterization parameter	66.9	24	21.3	26.5	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	n/a	14.3	9.1	9.8	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

(2) For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.

Submit Documentation Feedback

TPS2052C, TPS2062C, TPS2062C-2 TPS2066C, TPS2066C-2, TPS2060C, TPS2064C TPS2064C-2, TPS2002C, TPS2003C

SLVSAX6G-OCTOBER 2011-REVISED JANUARY 2013

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM MAX	UNIT
V _{IN}	Input voltage, IN		4.5	5.5	V
V _{Enable}	Input voltage, ENx or ENx		0	5.5	v
	TPS2052C		0.5		
		TPS2062C, 62C-2, 66C, and 66C-2		1	•
IOUTx	Continuous ouput current, OUTx	TPS2060C, 64Cand 64C-2		1.5	A
		TPS2002C and 03C		2	
TJ	Operating junction temperature		-40	125	°C
IFLTx	Sink current into FLTx		0	5	mA

ELECTRICAL CHARACTERISTICS⁽¹⁾

$T_J = T_A = 25^{\circ}C$, $V_{IN} = 5 V$, $V_{ENx} = V_{IN}$ or $V_{\overline{ENx}} = 0V$ (unless otherwise noted	$T_{1} = 1$	$T_{A} = 25^{\circ}C$	$V_{IN} = 5$	V, VENY =	VIN or VE	$\overline{\rm M} = 0V$ (unle	ess otherwise	noted)
--	-------------	-----------------------	--------------	-----------	-----------	-------------------------------	---------------	--------

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
POWEF	R SWITCH						
		TPS2052C (0.5 A)	DGN		70	84	
		TPS2052C (0.5 A) -40°C ≤ (T _J , T _A) ≤ 85°C	DGN		70	95	
		TPS2062C, 66C, and 66C-2 (1 A)	DGN		70	84	
		TPS2062C, 66C, and 66C-2 (1 A), -40°C \leq (T _J , T _A) \leq 85°C	DGN		70	95	
		TPS2062C and 66C (1 A)	D		90	108	
DS(on)	On-resistance	TPS2062C and 66C (1 A), -40°C \leq (T _J , T _A) \leq 85°C	D		90	122	mΩ
20(01)		TPS2062C-2 (1 A)	DRB		73	87	
		TPS2062C-2 (1 A) –40°C ≤ (T _J , T _A) ≤ 85°C	DRB		73	101	
		TPS2060C, 64C, and 64C-2 (1.5 A)			70	84	
		TPS2060C, 64C, and 64C-2 (1.5 A), - T_A) ≤ 85°C	-40°C ≤ (T _J ,		70	95	
		TPS2002C and 03C (2 A)			70	84	
		TPS2002C and 03C (2 A), -40°C ≤ (T	_ _J , T _A) ≤ 85°C		70	95	
CURRE	NT LIMIT						
		TPS2052C (0.5 A)		0.75	1	1.25	
	Current limit, See Figure 7	TPS2062C, 62C-2, 66C, and 66C-2 (1.28	1.61	1.94 A	^	
l _{os}	Current limit, See Figure 7	TPS2060C, 64C, and 64C-2 (1.5 A)	1.83	2.29	2.75	A	
		TPS2002C and 03C (2 A)	2.55	3.15	3.77		
t _{IOS}	Short-circuit response time	$V_{IN} = 5 \text{ V}$ (see Figure 6), One-half full load $\rightarrow R_{(SHORT)} = 50 \text{ m}\Omega$, Measure from application to when current falls below 120% of final value			2		μs
SUPPL	Y CURRENT						
I _{SD}	Supply current, device disabled	I _(OUTx) = 0 mA			0.01	1	
I _{S1E}	Supply current, single switch enabled	I _(OUTx) = 0 mA			60	75	
I _{S2E}	Supply current, both switches enabled	I _(OUTx) = 0 mA			100	120	μA
I _{LKG}	Leakage current	V_{OUT} = 0 V, V_{IN} = 5.5 V, disabled, measured I_{VIN}	TPS20xxC-2		0.05	1	h., ,
-	Reverse leakage current	V_{OUT} = 5.5 V, V_{IN} = 0 V, measured I_{OI}	JTx		0.15	1	
OUTPU	T DISCHARGE						
R _{PD}	Output pull-down resistance ⁽²⁾	$V_{IN} = V_{(OUTx)} = 5 V$, disabled	TPS20xxC	400	470	600	Ω

(1) Pulsed testing techniques maintain junction temperature approximately equal to ambient temperature

(2) These parameters are provided for reference only, and do not constitute part of TI's published device specifications for purposes of TI's product warranty.

Copyright © 2011–2013, Texas Instruments Incorporated

SLVSAX6G-OCTOBER 2011-REVISED JANUARY 2013

ELECTRICAL CHARACTERISTICS

 $-40^{\circ}C \le (T_J = T_A) \le 125^{\circ}C$, $4.5 \text{ V} \le V_{IN} \le 5.5 \text{ V}$, $V_{ENx} = V_{IN} \text{ or } V_{\overline{ENx}} = 0 \text{ V}$, $I_{OUTx} = 0 \text{ A}$, typical values are at 5 V and 25°C (unless otherwise noted)

	PARAMETER	PARAMETER TEST CONDITIONS ⁽¹⁾		MIN	TYP	MAX	UNIT
POWER	SWITCH		· · · · ·			·	
		TPS2052C (0.5 A)	DGN		70	112	
		TPS2062C, 66C, and 66C-2 (1 A)	DGN		70	112	
	0	TPS2062C and 66C (1 A)	D		90	135	
r _{DS(on)}	On-resistance	TPS2062C-2 (1 A)	DRB		73	115	mΩ
		TPS2060C, 64C, and 64C-2 (1.5 A)	DGN		70	112	
		TPS2002C and 03C (2 A)	DRC		70	112	
ENABL	E INPUT (ENx or ENx)						
VIH	ENx (ENx), High-level input voltage	4.5 V ≤ VIN ≤ 5.5 V		2			
V _{IL}	ENx (ENx), Low-level input Voltage					0.8	V
	Hysteresis	V _{IN} = 5 V			0.14		
	Leakage current	V _{ENx} = 5.5 V or 0 V, V _{ENx} = 0 V or 5.5	V	-1	0	1	μA
t _{on}	Turn-on time ⁽²⁾	V_{IN} = 5 V, C _L = 1 μF, R _L = 100 Ω, ENx ENx ↓, See Figure 4, Figure 5, and Fig					ms
		1 A, 1.5 A, 2 A Rated		1.4	1.9	2.4	
t _{off}	Turn-off time ⁽²⁾	$V_{IN} = 5 \text{ V}, \text{ C}_L = 1 \mu\text{F}, \text{ R}_L = 100 \Omega, \text{ ENx} \uparrow \text{ or}$ EN \downarrow , See Figure 4, Figure 5, and Figure 2					ms
-011		1 A, 1.5 A, 2 A Rated		1.95	2.60	3.25	
t Diss times subset (2)		$C_L = 1 \ \mu F$, $R_L = 100 \ \Omega$, see Figure 3					
t _r	Rise time, output ⁽²⁾	1 A, 1.5 A, 2 A Rated	0.58	0.82	1.15	ms	
		$C_L = 1 \ \mu F, R_L = 100 \ \Omega$, see Figure 3					
t _f	Fall time, output ⁽²⁾	1 A, 1.5 A, 2 A Rated	0.33	0.47	0.66	ms	
CURRE	NT LIMIT						
		TPS2052C (0.5A)		0.7	1	1.3	
		TPS2062C, 62C-2, 66C, and 66C-2 (1	A)	1.12	1.61	2.10	
I _{OS}	Current-limit, See Figure 7	TPS2060C, 64C, and 64C-2 (1.5 A)		1.72	2.29	2.86	A
		TPS2002C and 03C (2 A)		2.35	3.15	3.95	
t _{IOS}	Short-circuit response time	$V_{IN} = 5 V$ (see Figure 6), One-half full 50 m Ω , measure from application to w below 120% of final value	load $\rightarrow R_{(SHORT)} =$ then current falls		2		μs
SUPPLY	Y CURRENT					·	
I _{SD}	Supply current, switch disabled	Standard conditions, I _(OUTx) = 0 mA			0.01	10	
I _{S1E}	Supply current, single switch enabled	Standard conditions, I _(OUTx) = 0 mA				90	
I _{S2E}	Supply current, both switches enabled	Standard conditions, I _(OUTx) = 0 mA				150	μA
I _{LKG}	Leakage current	V_{OUT} = 0 V, V_{IN} = 5.5 V, disabled, measured I_{VIN}	TPS20xxC-2		0.05		μ
	Reverse leakage current	V_{OUT} = 5.5 V, V_{IN} = 0 V, measured $I_{(\text{OU}}$	JTx)		0.20		
UNDER	VOLTAGE LOCKOUT						
UVLO	Low-level input voltage, IN	VIN rising		3.4		4.0	V
	Hysteresis, IN				0.14		V
FLTx							
	Output low voltage, FLTx	$I_{\overline{(FLTx)}} = 1 \text{ mA}$				0.2	V
	Off-state leakage	$V_{(FLTx)} = 5.5 V$				1	μA
	FLTx deglitch ⁽²⁾	FLTx overcurrent assertion and deass	ertion	7	10	13	ms

(1) Pulsed testing techniques maintain junction temperature approximately equal to ambient temperature

(2) These parameters are provided for reference only, and do not constitute part of TI's published device specifications for purposes of TI's product warranty.

www.ti.com

STRUMENTS

EXAS

Submit Documentation Feedback



SLVSAX6G-OCTOBER 2011-REVISED JANUARY 2013

www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

 $-40^{\circ}C \le (T_J = T_A) \le 125^{\circ}C$, 4.5 V $\le V_{IN} \le 5.5$ V, $V_{ENx} = V_{IN}$ or $V_{\overline{ENx}} = 0$ V, $I_{OUTx} = 0$ A, typical values are at 5 V and 25°C (unless otherwise noted)

· · · · · · · · · · · · · · · · · · ·						
PARAMETER	TEST CONDITION	S ⁽¹⁾	MIN	TYP	MAX	UNIT
OUTPUT DISCHARGE						
Output pull down registeres (3)	$V_{IN} = 5 V$, $V_{OUT} = 5 V$, disabled	TPS20xxC	300	470	800	0
Output pull-down resistance ⁽³⁾	$V_{IN} = 4 V$, $V_{OUT} = 5 V$, disabled	$V_{IN} = 4 V, V_{OUT} = 5 V$, disabled TPS20xxC		560	1200	Ω
THERMAL SHUTDOWN						
lunction thermal shutdown threshold	In current limit	In current limit				°C
Junction thermal shutdown threshold	Not in current limit	Not in current limit				
Hysteresis				20		°C

(3) These parameters are provided for reference only, and do not constitute part of TI's published device specifications for purposes of TI's product warranty.




Figure 2. Output Rise / Fall Test Load





Figure 4. Enable Timing, Active High Enable



Figure 3. Power-On and Off Timing








Figure 7. Output Characteristic Showing Current Limit





Figure 6. Output Short Circuit Parameters


Copyright © 2011–2013, Texas Instruments Incorporated

SLVSAX6G-OCTOBER 2011-REVISED JANUARY 2013

6









Submit Documentation Feedback Product Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C TPS2064C-2 TPS2002C TPS2003C

Copyright © 2011–2013, Texas Instruments Incorporated

www.ti.com



TPS2052C, TPS2062C, TPS2062C-2 TPS2066C, TPS2066C-2, TPS2060C, TPS2064C TPS2064C-2, TPS2002C, TPS2003C

SLVSAX6G-OCTOBER 2011-REVISED JANUARY 2013

DEVICE INFORMATION

PIN FUNCTIONS – MSOP-8 PACKAGES

NAME	TPS2052C TPS2066C TPS2066C-2 TPS2064C TPS2064C-2	TPS2062C TPS2060C	I/O	DESCRIPTION	
GND	1	1	Pwr	Ground connection	
IN	2	2	I	Input voltage and power-switch drain; connect a 0.1 μF or greater ceramic capacitor from GND close to the IC	
EN1	3	-	I	Enable input channel 1, logic high turns on power switch	
EN1	-	3	I	Enable input channel 1, logic low turns on power switch	
EN2	4	-	I	Enable input channel 2, logic high turns on power switch	
EN2	-	4	I	Enable input channel 2, logic low turns on power switch	
FLT2	5	5	0	Active-low open-drain output, asserted during overcurrent, or overtemperature conditions on channel 2	
OUT2	6	6	0	Power-switch output channel 2, connected to load	
OUT1	7	7	0	Power-switch output channel 1, connected to load	
FLT1	8	8	0	Active-low open-drain output, asserted during over-current, or overtemperature conditions on channel 1	
PowerPAD™	PAD	PAD	Pwr	Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect PAD to GND plane as a heatsink.	

PIN FUNCTIONS – SOIC-8 PACKAGES

NAME	TPS2066C	TPS2062C	I/O	DESCRIPTION	
GND	1	1	Pwr	Ground connection	
IN	2	2	I	Input voltage and power-switch drain; connect a 0.1 μF or greater ceramic capacitor from IN to GND close to the IC	
EN1	3	-	I	Enable input channel 1, logic high turns on power switch	
EN1	-	3	I	Enable input channel 1, logic low turns on power switch	
EN2	4	-	I	Enable input channel 2, logic high turns on power switch	
EN2	-	4	I	Enable input channel 2, logic low turns on power switch	
FLT2	5	5	0	Active-low open-drain output, asserted during overcurrent, or overtemperature conditions on channel 2	
OUT2	6	6	0	Power-switch output channel 2, connected to load	
OUT1	7	7	0	Power-switch output channel 1, connected to load	
FLT1	8	8	0	Active-low open-drain output, asserted during overcurrent, or overtemperature conditions on channel 1	

PIN FUNCTIONS – SON-10 PACKAGES

NAME	TPS2003C	TPS2002C	I/O	DESCRIPTION		
GND	1	1	Pwr	Ground connection		
IN	2, 3	2, 3	I	Input voltage and power-switch drain; connect a 0.1 μF or greater ceramic capacitor from II GND close to the IC		
EN1	4	-	I	Enable input channel 1, logic high turns on power switch		
EN1	-	4	I	Enable input channel 1, logic low turns on power switch		
EN2	5	-	I	Enable input channel 2, logic high turns on power switch		
EN2	_	5	I	Enable input channel 2, logic low turns on power switch		
FLT2	6	6	0	Active-low open-drain output, asserted during overcurrent, or overtemperature conditions on channel 2		
NC	7	7		No connect – leave floating.		
OUT2	8	8	0	Power-switch output channel 2, connect to load		
OUT1	9	9	0	Power-switch output channel 1, connect to load		
FLT1	10	10	0	Active-low open-drain output, asserted during overcurrent, or overtemperature conditions on channel 1		
PowerPAD™	PAD	PAD	Pwr	Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect PAD to GND plane as a heatsink.		

Copyright © 2011–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C TPS2064C-2 TPS2003C

SLVSAX6G-OCTOBER 2011-REVISED JANUARY 2013

www.ti.com

NSTRUMENTS

EXAS

PIN FUNCTIONS – SON-8 PACKAGES

NAME	TPS2062C-2	I/O	DESCRIPTION
GND	1	Pwr	Ground connection
IN	2	I	Input voltage and power-switch drain; connect a 0.1 μF or greater ceramic capacitor from IN to GND close to the IC
EN1	3	I	Enable input channel 1, logic low turns on power switch
EN2	4	I	Enable input channel 2, logic low turns on power switch
FLT2	5	0	Active-low open-drain output, asserted during over-current, or over-temperature conditions on channel 2
OUT2	6	0	Power-switch output channel 2, connect to load
OUT1	7	0	Power-switch output channel 1, connect to load
FLT1	8	0	Active-low open-drain output, asserted during over-current, or over-temperature conditions on channel 1
PowerPAD™	PAD	Pwr	Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect PAD to GND plane as a heatsink.

TYPICAL CHARACTERISTICS





Figure 10. Test Circuit for System Operation in Typical Characteristics Section



8

Product Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C TPS2064C-2 TPS2002C TPS2003C



TPS2052C, TPS2062C, TPS2062C-2 TPS2066C, TPS2066C-2, TPS2060C, TPS2064C TPS2064C-2, TPS2002C, TPS2003C

SLVSAX6G-OCTOBER 2011-REVISED JANUARY 2013

OUTx

4m

3.5

3.0

2.5

2.0 (Y) 1.5 Crurent (A) 1.0 OLT X Crurent

0.5

0.0

6.0

5.0

4.0

0.0

9


FLT

1000 uF

8m

5m

3m



-6 ┗ _4m

0

Time (s) Figure 17. TPS2062C Power Up – Enabled

4m

8m

0

Figure 18. TPS2062C Power Down - Enabled

Time (s)

8m

12m

4m

-6 ┗ -8m

–4m

SLVSAX6G-OCTOBER 2011-REVISED JANUARY 2013




Figure 24. TPS2064C Enable into 3.3 Ω and 150- μ F Laod

Texas **INSTRUMENTS**

www.ti.com



TPS2052C, TPS2062C, TPS2062C-2 TPS2066C, TPS2066C-2, TPS2060C, TPS2064C TPS2064C-2, TPS2002C, TPS2003C

SLVSAX6G-OCTOBER 2011-REVISED JANUARY 2013





Figure 29. Input - output Resistance (R_{DS(ON)}) vs Temperature

Figure 30. Supply Current (Device Disable) - I_{SD} vs Temperature





www.ti.com






Figure 31. Supply Current (Enable) - I_{SE} vs Temperature



DETAILED DESCRIPTION

OVERVIEW

The TPS20xxC and TPS20xxC-2 dual are current-limited, power-distribution switches providing between 0.5 A and 2 A of continuous load current in 5-V circuits. These parts use N-channel MOSFETs for low resistance, maintaining output voltage load regulation. They are designed for applications where short circuits or heavy capacitive loads are encountered. Device features include UVLO, ON/OFF control (Enable), reverse blocking when disabled, output discharge when TPS20xxC disabled, overcurrent protection, overtemperature protection, and deglitched fault reporting. They are pin for pin with existing *TI Switch Portfolio*.

UNDERVOLTAGE LOCKOUT (UVLO)

The undervoltage lockout (UVLO) circuit disables the power switch when the input voltage is below the UVLO threshold. Built-in hysteresis prevents unwanted on/off cycling due to input voltage drop from large current surges. FLTx is high impedance when the TPS20xxC and TPS20xxC-2 dual are in UVLO.

ENABLE (ENx or ENx)

The logic input of ENx or ENx disables all of the internal circuitry while maintaining the power switch OFF. The supply current of the device can be reduced to less than 1 µA when both switches are disabled. A logic low input on ENx or a logic high input on ENx enables the driver, control circuits, and power switch of corresponding channel.

The ENx or ENx input voltage is compatible with both TTL and CMOS logic levels. The FLTx is immediately cleared and the output discharge circuit is enabled when the device is disabled.

DEGLITCHED FAULT REPORTING

FLTx is an open-drain output that asserts (active low) during an overcurrent or overtemperature condition on each corresponding channel. The FLTx output remains asserted until the fault condition is removed or the channel is disabled. The TPS20xxC and TPS20xxC-2 dual eliminates false FLTx reporting by using internal delay circuitry after entering or leaving an overcurrent condition. The "deglitch" time is typically 10 ms. This ensures that FLTx is not accidentally asserted under overcurrent conditions with a short time, such as starting into a heavy capacitive load. Over temperature conditions are not deglitched. The FLTx pin is high impedance when the device is disabled and in undervoltage lockout (UVLO). The fault circuits are independent so that another channel continues to operate when one channel is in a fault condition.

OVERCURRENT PROTECTION

The TPS20xxC and TPS20xxC-2 dual responds to overloads by limiting each channel output current to the static I_{OS} levels shown in the *Electrical Characteristics* table. When an overload condition is present, the device maintains a constant current (I_{OS}) and reduces the output voltage accordingly, with the output voltage falling to ($I_{OS} \times R_{SHORT}$). Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before voltage is applied to IN. The device senses over-current and immediately switches into a constant-current output. In the second condition, a short or an overload occurs while the device is enabled. At the instant a short -circuit occurs, high currents may flow for several microseconds (t_{IOS}) before the current-limit circuit reacts. The device operates in constant-current mode after the current-limit circuit has responded. In the third condition, the load is increased gradually beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached. The devices are capable of delivering current up to the current-limit threshold without damage. Once the threshold is reached, the device switches into constant-current mode. For all of the above three conditions, the device may begin thermal cycling if the overcurrent condition persists.



OVERTEMPERATURE PROTECTION

SLVSAX6G-OCTOBER 2011-REVISED JANUARY 2013

The TPS20xxC and TPS20xxC-2 dual includes per channel overtemperature protection circuitry, which activates at 135°C (min) junction temperature while in current limit. There is an overall thermal shutdown of 155°C (min) junction temperature when the TPS20xxC and TPS20xxC-2 dual are not in current limit. The device remains off until the junction temperature cools 20°C and then restarts. Thermal shutdown may occur during an overload due to the relatively large power dissipation [($V_{IN} - V_{OUT}$) × I_{OS}] driving the junction temperature up. The power switch cycles on and off until the fault is removed. This topology allows one channel to continue normal operation even if the other channel is in an over-temperature condition.

SOFTSTART, REVERSE BLOCKING AND DISCHARGE OUTPUT

The power MOSFET driver incorporates circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges on the input supply, and provides built-in soft-start functionality.

The TPS20xxC and TPS20xxC-2 dual power switch will block current from OUT to IN when turned off by the UVLO or disabled.

The TPS20xxC dual includes an output discharge function on each channel. A 470 Ω (typ.) discharge resistor will dissipate stored charge and leakage current on OUTx when the device is in UVLO or disabled. However as this circuit is biased from IN, the output discharge will not be active when IN voltage is close to 0 V.

The TPS20xxC-2 does not have this function. The output is be controlled by an external loadings when the device is in ULVO or disabled.



APPLICATION INFORMATION

INPUT AND OUTPUT CAPACITANCE

Input and output capacitance improves the performance of the device. For all applications, a 0.1 μ F or greater ceramic bypass capacitor between IN and GND is recommended as close to the device as possible for local noise de-coupling. The actual capacitance should be optimized for the particular application. This precaution reduces ringing on the input due to power-supply transients. Additional input capacitance may be needed on the input to reduce the overshoot voltage from exceeding the absolute maximum voltage of the device during heavy transients.

A 120 μ F minimum output capacitance is required when implementing USB standard applications. Typically this uses a 150 μ F electrolytic capacitor. If the application does not require 120 μ F of output capacitance, a minimum of 10 μ F ceramic capacitor on the output is recommended in order to reduce the transient negative voltage on OUTx pin caused by load inductance during a short circuit. The transient negative voltage should be less than 1.5 V for 10 μ s.

POWER DISSIPATION AND JUNCTION TEMPERATURE

It is good design practice to estimate power dissipation and maximum expected junction temperature of the TPS20xxC and TPS20xxC-2 dual. The system designer can control choices of package, proximity to other power dissipating devices, and printed circuit board (PCB) design based on these calculations. These have a direct influence on maximum junction temperature. Other factors such as airflow and maximum ambient temperature are often determined by system considerations.

Addition of extra PCB copper area around these devices is recommended to reduce the thermal impedance and maintain the junction temperature as low as practical.

The following procedure requires iteration because power loss is due to the two internal MOSFETs $2 \times l^2 \times r_{DS(on)}$, and $r_{DS(on)}$ is a function of the junction temperature. As an initial estimate, use the $r_{DS(on)}$ at 125°C from the typical characteristics, and the preferred package thermal resistance for the preferred board construction from the thermal parameters section.

 $T_{J} = T_{A} + [(2 \times I_{OUT}^{2} \times r_{DS(on)} \times \theta_{JA}]$

Where:

$$\begin{split} I_{OUT} &= \text{rated OUT pin current (A)} \\ r_{DS(on)} &= \text{Power switch on-resistance at an assumed } T_J (\Omega) \\ T_A &= \text{Maximum ambient temperature (°C)} \\ T_J &= \text{Maximum junction temperature (°C)} \\ \theta_{JA} &= \text{Thermal resistance (°C/W)} \end{split}$$

If the calculated $T_{\rm J}$ is substantially different from the original assumption, look up a new value of $r_{\rm DS(on)}$ and recalculate.

If the resulting T_J is not less than 125°C, try a PCB construction and/or package with lower θ_{JA} .

Copyright © 2011–2013, Texas Instruments Incorporated

Submit Documentation Feedback 15

SLVSAX6G-OCTOBER 2011-REVISED JANUARY 2013

16

Submit Documentation Feedback

Changes from Original (October 2011) to Revision A Page Changed devices TPS2062C and TPS2066C MSOP-8 package From: Preview to Active 1 Changed the I_{os} current limit values for TPS2062C/66C (1 A). 4 Changes from Revision A (March 2012) to Revision B Page Changed device TPS2060C MSOP-8 package From: Preview To: Active 1 Changes from Revision B (March 2012) to Revision C Page Changes from Revision C (June 2012) to Revision D Page Changed the Device Information table, Package Devices and Marking columns 2 Changes from Revision D (July 2012) to Revision E Page Corrected Note 2 references in the ELECTRICAL CHARACTERISTICS table 4 Changes from Revision E (August 2012) to Revision F Page Changed Feature From: Rated Currents of 1 A, 1.5 A, 2 A To: Rated Currents of 0.5A, 1A, 1.5A, 2A 1 Changed Feature From: Output Discharge When Disabled To: Selected parts with (TPS20xxC) and without (TPS20xxC-2) Output Discharge 1 Added DRB pin option1 Added TPS2052C, TPS2062C-2, TPS2064C-2, and TPS2066C-2 devices to Table 1 1 Added TPS2052C, TPS2062C-2, TPS2064C-2, and TPS2066C-2 devices to RECOMMENDED OPERATING

Product Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C TPS2064C-2 TPS2002C TPS2003C

)3C

www.ti.com





TPS2052C, TPS2062C, TPS2062C-2 TPS2066C, TPS2066C-2, TPS2060C, TPS2064C TPS2064C-2, TPS2002C, TPS2003C

SLVSAX6G-OCTOBER 2011-REVISED JANUARY 2013

Changes from Revision F (November 2012) to Revision G Page • Changed device TPS2062C-2 SON-8 packages From: Preview To: Active. 1 • Changed devices TPS2066C-2, and TPS2064C-2 MSOP-8 package From: Preview To: Active 1

Copyright © 2011–2013, Texas Instruments Incorporated

Submit Documentation Feedback 17



11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
TPS2002CDRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	VFEQ	Samples
TPS2002CDRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	VFEQ	Samples
TPS2003CDRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	VRFQ	Samples
TPS2003CDRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	VRFQ	Samples
TPS2052CDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYNI	Samples
TPS2052CDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYNI	Samples
TPS2060CDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRAQ	Samples
TPS2060CDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRAQ	Samples
TPS2062CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2062C	Samples
TPS2062CDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRBQ	Samples
TPS2062CDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRBQ	Samples
TPS2062CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2062C	Samples
TPS2062CDRBR-2	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PYVI	Samples
TPS2062CDRBT-2	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PYVI	Samples
TPS2064CDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRCQ	Samples
TPS2064CDGN-2	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYTI	Samples
TPS2064CDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRCQ	Samples



11-Apr-2013

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
TPS2064CDGNR-2	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYTI	Samples
TPS2065CDBVR-2	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PYQI	Samples
TPS2065CDBVT-2	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PYQI	Samples
TPS2065CDGN-2	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYRI	Samples
TPS2065CDGNR-2	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYRI	Samples
TPS2066CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2066C	Samples
TPS2066CDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRDQ	Samples
TPS2066CDGN-2	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYUI	Samples
TPS2066CDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRDQ	Samples
TPS2066CDGNR-2	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYUI	Samples
TPS2066CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2066C	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.



PACKAGE OPTION ADDENDUM

11-Apr-2013

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2002CDRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2002CDRCT	SON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2003CDRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2003CDRCT	SON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2052CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2060CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2062CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2062CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2064CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2065CDBVR-2	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS2065CDGNR-2	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1





17-Dec-2012

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2066CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2002CDRCR	SON	DRC	10	3000	367.0	367.0	35.0
TPS2002CDRCT	SON	DRC	10	250	210.0	185.0	35.0
TPS2003CDRCR	SON	DRC	10	3000	367.0	367.0	35.0
TPS2003CDRCT	SON	DRC	10	250	210.0	185.0	35.0
TPS2052CDGNR	MSOP-PowerPAD	DGN	8	2500	366.0	364.0	50.0
TPS2060CDGNR	MSOP-PowerPAD	DGN	8	2500	364.0	364.0	27.0
TPS2062CDGNR	MSOP-PowerPAD	DGN	8	2500	364.0	364.0	27.0
TPS2062CDR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2064CDGNR	MSOP-PowerPAD	DGN	8	2500	364.0	364.0	27.0
TPS2065CDBVR-2	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS2065CDGNR-2	MSOP-PowerPAD	DGN	8	2500	366.0	364.0	50.0
TPS2066CDGNR	MSOP-PowerPAD	DGN	8	2500	364.0	364.0	27.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
 - This drawing is subject to change without notice. Β.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
 - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DGN (S-PDSO-G8)

PowerPAD[™] PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

F. Falls within JEDEC MO-187 variation AA-T

PowerPAD is a trademark of Texas Instruments.



DGN (S-PDSO-G8)


PowerPAD[™] PLASTIC SMALL OUTLINE


THERMAL INFORMATION

This PowerPAD M package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.





4206323-2/1 12/11


NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



DGN (R-PDSO-G8)

PowerPAD[™] PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments



MECHANICAL DATA



- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features
- and dimensions, if present



DRC (S-PVSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.





DRC (S-PVSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



THERMAL PAD MECHANICAL DATA

DRB (S-PVSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.









- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for solder mask tolerances.



D (R-PDSO-G8)


PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated