TLK4201EA



4.25-GBPS CABLE AND PC BOARD EQUALIZER

FEATURES

ISTRUMENTS www.ti.com

- Multirate Operation up to 4.25 Gbps
- Compensates up to 12 dB Loss at 2.1 GHz
- Suitable to Receive 4.25 Gbps Data Over up to 36 Inches (0.91 Meters) of FR4 PC Boards
- Suitable to Receive 4.25 Gbps Data Over up to 30 Feet (9.1 Meters) of CX4 Cable
- **Ultralow Power Consumption** .
- Input Offset Cancellation
- **High-Input Dynamic Range** .
- **Output Disable**
- **Output Polarity Select** .
- Selectable Loss-of-Signal (LOS) Detection
- **Selectable Squelch Function** .
- **CML** Data Outputs •
- Single 3.3-V Supply
- Surface-Mount, Small-Footprint, 3-mm × 3-mm, 16-Pin QFN Package

DESCRIPTION

The TLK4201EA is a versatile, high-speed limiting equalizer for applications in digital high-speed links with data rates up to 4.25 Gbps.

This device provides a high-frequency boost of 12 dB at 2.1 GHz as well as sufficient gain to ensure a fully differential output swing for input signals as low as 100 mV_{P-P} (at the input of the interconnect line or cable).

The high input signal dynamic range ensures low-jitter output signals even when overdriven with input signal swings as high as 2000 mV_{P-P}.

The TLK4201EA includes fixed loss-of-signal (LOS) detection, which can be used to implement a squelch function by connecting the LOS output to the adjacent DISABLE input. The LOS function can be disabled by pulling LOSDIS to high level.

The TLK4201EA is available in a small-footprint, 3-mm × 3-mm, 16-pin QFN package. It requires a single 3.3-V supply.

This very power-efficient equalizer is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

APPLICATIONS

- 1.0625-Gbps, 2.125-Gbps, and 4.25-Gbps **Fibre Channel Systems**
- **High-Speed Links in Communication and Data Systems**
- **Backplane Interconnect**
- **Rack-to-Rack Interconnect**



BLOCK DIAGRAM

A simplified block diagram of the TLK4201EA is shown in Figure 1. This compact, low-power, 4.25-Gbps equalizer consists of a high-speed data path with an offset cancellation circuitry, a loss-of-signal detection block, and a band-gap voltage reference and bias current generation block.

The equalizer requires a single 3.3-V supply voltage. All circuit parts are described in detail as follows.




Figure 1. Simplified Block Diagram of the TLK4201EA

HIGH-SPEED DATA PATH

The high-speed data signal with frequency dependent loss is applied to the data path by means of the input signal pins DIN+/DIN-. The data path consists of the fixed equalizer input stage with 100- Ω on-chip differential line termination, three gain stages, which provide the required gain to ensure a limited output signal, and a CML output stage. The equalized and amplified data output signal is available at the output pins DOUT+/DOUT-, which provide 2 × 50- Ω back-termination to VCC. The output stage also includes a data polarity switching function, which is controlled by the OUTPOL input, and a disable function, controlled by the signal applied to the DISABLE input pin. An offset cancellation circuit compensates for inevitable internal offset voltages and thus ensures proper operation even for very small input data signals.

The low-frequency cutoff is as low as 10 kHz with the built-in filter capacitor. For applications which require even lower cutoff frequencies, an additional external filter capacitor can be connected to the COC1/COC2 pins.

LOSS OF SIGNAL DETECTION

The output signal of the second gain stage is monitored by the loss-of-signal detection circuitry. In this block, the input signal is compared to a fixed threshold. If the low-frequency components of the input signal fall below this threshold, a loss of signal is indicated at the LOS pin.

A squelch function can be easily implemented by connecting the LOS output to the adjacent DISABLE input. This measure avoids chattering of the output when no input signal is present. The LOS function can be disabled by pulling LOSDIS to high level.

BAND-GAP VOLTAGE AND BIAS GENERATION

The TLK4201EA equalizer is supplied by a single $3.3V \pm 10\%$ supply voltage connected to the VCC pins. This voltage is referred to ground (GND).

An on-chip band-gap voltage circuit generates a supply-voltage-independent reference from which all internally required voltages and bias currents are derived.



DEVICE INFORMATION

The TLK4201EA is available in a small-footprint, 3-mm × 3-mm, 16-pin QFN Package.

This quad package has a lead pitch of 0.5 mm. The pinout is shown in Figure 2.




Figure 2. Pinout of TLK4201EA

TERMINAL FUNCTIONS

TERMINAL		TVDE	
NAME	NO.	TYPE	DESCRIPTION
VCC	1, 4, 12	Supply	3.3V ± 10% supply voltage.
DIN+	2	Analog In	Noninverted data input. On-chip 100-Ω terminated to DIN–.
DIN-	3	Analog In	Inverted data input. On-chip 100- Ω terminated to DIN+.
LOSDIS	5	CMOS In	LOS disable input. High level disables LOS circuitry and sets LOS pin to low level. Low level enables LOS function. This pin has approximately 825-k Ω internal electronic pulldown resistor.
DISABLE	6	CMOS In	Disables CML output stage when set to high level. 400-k Ω on-chip pulldown resistor.
LOS	7	CMOS Out	High level indicates that the input signal amplitude is below the fixed threshold level.
GND	8, 16	Supply	Circuit ground
OUTPOL	9	CMOS In	Output data signal polarity select with approximately 715-kΩ internal electronic pullup resistor: Setting to high-level or leaving pin open selects normal polarity. Low-level selects inverted polarity.
DOUT-	10	CML Out	Inverted data output. On-chip 50- Ω back-terminated to VCC.
DOUT+	11	CML Out	Noninverted data output. On-chip 50- Ω back-terminated to VCC.
NC	13	—	Not connected
COC1	14	Analog	Offset cancellation filter capacitor terminal 1. Connect an additional filter capacitor between this pin and COC2 (pin 15). To disable the offset cancellation loop connect COC1 and COC2 (pins 14 and 15).
COC2	15	Analog	Offset cancellation filter capacitor terminal 2. Connect an additional filter capacitor between this pin and COC1 (pin 14). To disable the offset cancellation loop connect COC1 and COC2 (pins 14 and 15).
EP	EP		Exposed die pad (EP) must be grounded.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		VALUE ⁽¹⁾	UNIT
V _{CC}	Supply voltage at VCC ⁽²⁾	-0.3 to 4	V
V _{DIN+} , V _{DIN-}	Input voltage at DIN+, DIN-(2)	0.5 to 4	V
$\begin{array}{c} V_{\text{LOSDIS}}, V_{\text{DISABLE}}, \\ V_{\text{OUTPOL}}, V_{\text{COC1}}, \\ V_{\text{COC2}} \end{array}$	Input voltage at LOSDIS, DISABLE, OUTPOL, COC1, COC2 ⁽²⁾	-0.3 to 4	V
V _{COC,DIFF}	Differential input voltage between COC1 and COC2	±1	V
V _{DIN,DIFF}	Differential input voltage between DIN+ and DIN-	±2.5	v
I _{DIN+} , I _{DIN-}	Continuous input current at input pins DIN+ and DIN-	-25 to 25	mA
ESD	ESD ratings at all pins, human body model (HBM)	2.5	kV
T _{J,max}	Maximum junction temperature	125	°C
T _{stg}	Storage temperature range	-65 to 85	°C
T _A	Free-air operating temperature	-40 to 85	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
V _{IH}	High-level input voltage, CMOS	2.1			V
V _{IL}	Low-level input voltage, CMOS			0.6	V
T _A	Free-air operating temperature	-40		85	°C

DC ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{CC}	Supply voltage		3	3.3	3.6	V
I _{CC}	Supply current	LOSDIS = low, DISABLE = low, including CML output current		32	38	mA
RI	Input resistance, data	Differential		100		Ω
R _O	Output resistance, data	Single-ended to V _{CC}		50		Ω
V _{OH}	High-level output voltage, LOS	I _{source} = 30 μA	2.4			V
V _{OL}	Low-level output voltage, LOS	I _{sink} = 1 mA			0.4	V

(1) Typical values are measured at V_{CC} = 3.3 V and T_A = 25°C

AC ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CC	MIN	TYP ⁽¹⁾	MAX	UNIT		
Low frequency –3dB bandwidth		C _{OC} = open			10	50	1.1.1-	
		$C_{OC} = 0.1 \mu\text{F}$			0.8		kHz	
	Maximum data rate		4.25			Gbps		
V _{IN,MIN}	Data input voltage sensitivity ⁽²⁾	BER < 10 ⁻¹² , inpu over 36 inches of interconnect on st voltage at the inpu interconnect line, 4.25 Gbps.		100	120	mV _{P-P}		
V _{IN,MAX}	Data input voltage overload	Voltage at the inte	erconnect input	2000			mV_{P-P}	
	High-frequency boost	f = 2.1 GHz		9	12	16	dB	
V	Data differential output voltage	DISABLE = high			0.25	10	m\/	
V _{OD}	swing	DISABLE = low		600	780	1200	mV _{P-P}	
			No board or cable		20			
DJ		f = 4.25 GHz, K28.5 pattern, V _{IN} = 200 mV _{P-P}	24 inches of 7-mil-wide stripline on standard FR4		25			
	Deterministic jitter	(differential voltage at the interconnect input)	36 inches of 7-mil-wide stripline on standard FR4		20		ps _{P-P}	
			30 feet CX4 cable		20			
			50 feet CX4 cable		35			
RJ	Random jitter	$V_{IN} = 200 \text{ mV}_{P-P}$ (differential voltage at the interconnect input)			4		ps _{RMS}	
	Latency	From DIN+/DIN-	to DOUT+/DOUT-		250		ps	
t _r	Output rise time	20% to 80%, 4.25 cable	Gbps, no board or		55	85	ps	
t _f	Output fall time	20% to 80%, 4.25 cable	Gbps, no board or		55	85	ps	
t _{DIS}	Disable response time				20		ns	
V _{AS}	LOS assert threshold voltage	Input signal applied over 36 inches of 7-mil-wide stripline interconnect on standard FR4, voltage at the input of the interconnect line, K28.5 pattern at 4.25 Gbps. ⁽³⁾		40	80		mV _{P-P}	
V _{DAS}	LOS de-assert threshold voltage	Input signal applie 7-mil-wide striplin standard FR4, vol the interconnect li 4.25 Gbps. ⁽³⁾		130	200	mV _{P-P}		
	LOS hysteresis	K28.5 at 4.25 Gbps over 36 inches of 7-mil-wide stripline on standard FR4		3	4.5		dB	
t _{AS/DAS}	LOS assert/de-assert time		os over 36 inches of e on standard FR4	2		100	μs	

(1) Typical values are measured at $V_{CC} = 3.3$ V and $T_A = 25$ °C. (2) The given differential input signal swing is measured at the input of the interconnect. The high-frequency components of the signal at the output of the interconnect (connected to input pins DIN+/DIN- of the TLK4201EA) may be attenuated by as much as 12 dB at 2.1 GHz depending on the interconnect length and attenuation characteristics of the interconnect.


Depending on the interconnect line length and performance, the bit pattern, and the data rate, the assert and de-assert threshold (3) voltage levels vary. For more information, see the Typical Characteristics section.



TYPICAL CHARACTERISTICS

Typical operating condition is at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}C$, and $V_{IN} = 200 \text{ mV}_{P-P}$ (unless otherwise noted)

DIFFERENTIAL EQUALIZER INPUT SIGNAL (TOP) AND OUTPUT SIGNAL (BOTTOM) AT 4.25 GBPS USING A PRBS 2³¹ – 1 PATTERN



Output Voltage 250 m/Div 75 m/Div 75 m/Div 75 m/Div

36 Inches x 7 mil Stripline

Time – 100 ps/Div





Figure 3. Equalizer Input And Output Signals With Different Interconnect Lines at 4.25 GHz


TYPICAL CHARACTERISTICS (continued)

Typical operating condition is at V_{CC} = 3.3 V, T_A = 25°C, and V_{IN} = 200 mV_{P-P} (unless otherwise noted)

DIFFERENTIAL EQUALIZER INPUT SIGNAL (TOP) AND OUTPUT SIGNAL (BOTTOM) AT 2.125 GBPS USING A PRBS 2³¹ – 1 PATTERN



Time – 1 ns/Div









Figure 4. Equalizer Input And Output Signals With Different Interconnect Lines at 2.125 GHz



TLK4201EA

SLLS719-APRIL 2006

TYPICAL CHARACTERISTICS (continued)

TEXAS TRUMENTS www.ti.com


Typical operating condition is at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}C$, and $V_{IN} = 200 \text{ mV}_{P-P}$ (unless otherwise noted)

TEXAS INSTRUMENTS www.ti.com

SLLS719-APRIL 2006

TYPICAL CHARACTERISTICS (continued)


Typical operating condition is at V_{CC} = 3.3 V, $T_A = 25^{\circ}C$, and $V_{IN} = 200 \text{ mV}_{P-P}$ (unless otherwise noted)



APPLICATION INFORMATION

Figure 13 shows the TLK4201EA connected with an ac-coupled interface to the data signal source via a stripline interconnect line. The output load is ac-coupled as well.

The ac-coupling capacitors C_1 through C_4 in the input and output data signal lines are the only required external components. In addition, if a very low cutoff frequency is required, as an option, an external filter capacitor C_{OC} may be used.



S0072-03

Figure 13. Basic Application Circuit with AC-Coupled I/Os




Figure 14. Attenuation Characteristics of Stripline Interconnect Lines



11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
TLK4201EARGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	420E	Samples
TLK4201EARGTRG4	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	420E	Samples
TLK4201EARGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	420E	Samples
TLK4201EARGTTG4	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	420E	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

11-Apr-2013

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLK4201EARGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TLK4201EARGTT	QFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

25-Oct-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLK4201EARGTR	QFN	RGT	16	3000	338.1	338.1	20.6
TLK4201EARGTT	QFN	RGT	16	250	210.0	185.0	35.0

MECHANICAL DATA



- Quad Flatpack, No-leads (QFN) package configuration. C. D.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



RGT (S-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION


This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.







- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated