



LOW-NOISE, HIGH-SPEED, 450-mA CURRENT FEEDBACK AMPLIFIERS

Check for Samples: THS3122, THS3125

FEATURES

- · Low Noise:
 - 2.9-pA/√Hz Noninverting Current Noise
 - 10.8-pA/√Hz Inverting Current Noise
 - 2.2-nV/√Hz Voltage Noise
 - 128-MHz, -3-dB BW (R_L = 50 Ω, R_F = 470 Ω)
 - 1550-V/ μ s Slew Rate (G = 2, R_L= 50Ω)
- High Output Current: 450 mA
- High Speed:
 - 128-MHz, -3-dB BW ($R_L = 50 \Omega$, $R_F = 470 \Omega$)
 - 1550-V/ μ s Slew Rate (G = 2, R_L= 50 Ω)
 - 26-V_{PP} Output Voltage, R_L = 50 Ω
 - -80 dBc (1 MHz, 2 V_{PP}, G = 2)
- Wide Output Swing:
 - 26-V_{PP} Output Voltage, R_L = 50 Ω
 - -80 dBc (1 MHz, 2 V_{PP}, G = 2)
 - 370-µA Shutdown Supply Current
- · Low Distortion:
 - -80 dBc (1 MHz, 2 V_{PP} , G = 2)
 - 370-µA Shutdown Supply Current
- Low-Power Shutdown Mode (THS3125)
 - 370-µA Shutdown Supply Current
- Standard SOIC, SOIC PowerPAD™, and TSSOP PowerPAD Packages

APPLICATIONS

- Video Distribution
- Instrumentation
- Line Drivers
- Motor Drivers
- Piezo Drivers

DESCRIPTION


The THS3122/5 are low-noise, high-speed current feedback amplifiers, with high output current drive. This makes them ideal for any application that requires low distortion over a wide frequency with heavy loads. The THS3122/5 can drive four serially-terminated video lines while maintaining a differential gain error less than 0.03%.


The high output drive capability of the THS3122/5 enables the devices to drive $50-\Omega$ loads with low distortion over a wide range of output voltages:

- –80-dBc THD at 2 V_{PP}
- -75-dBc THD at 8 V_{PP}


The THS3122/5 can operate from $\pm 5\text{-V}$ to $\pm 15\text{-V}$ supply voltages while drawing as little as 7.2 mA of supply current per channel. The THS3125 offers a low-power shutdown mode, reducing the supply current to only 370 μ A. The THS3122/5 are packaged in a standard SOIC, SOIC PowerPADTM, and TSSOP PowerPAD packages.







THS3122



M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

AVAILABLE OPTIONS(1)

	PACKAGED DEVICE				
T _A	SOIC-8 (D)	SOIC-8 PowerPAD SOIC-14 (DDA) (D)		TSSOP-14 (PWP)	EVALUATION MODULES
0°C to +70°C	THS3122CD	THS3122CDDA	THS3125CD	THS3125CPWP	THS3122EVM
40°C to +85°C	THS3122ID	THS3122IDDA	THS3125ID	THS3125IPWP	THS3125EVM

⁽¹⁾ For the most current specification and package information, refer to the Package Option Addendum located at the end of this data sheet or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature (unless otherwise noted).

		UNIT
Supply voltage, V _{CC+} to V _{CC-}		33 V
Input voltage		±V _{CC}
Output current (see (2))		550 mA
Differential input voltage		±4 V
Maximum junction temperature		+150°C
Total power dissipation at (or below) +	25°C free-air temperature	See Dissipation Ratings Table
Operating tree air temperature T	Commercial	0°C to +70°C
Operating free-air temperature, T _A	Industrial	-40°C to +85°C
Ctarana tanananatura T	Commercial	−65°C to +125°C
Storage temperature, T _{stg}	Industrial	−65°C to +125°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The THS3122 and THS3125 may incorporate a PowerPAD™ on the underside of the chip. This pad acts as a heatsink and must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI Technical Brief SLMA002 for more information about utilizing the PowerPAD™ thermally-enhanced package.

DISSIPATION RATING TABLE

PACKAGE	θ_{JA}	T _A = +25°C POWER RATING
D-8	95°C/W ⁽¹⁾	1.32 W
DDA	67°C/W	1.87 W
D-14	66.6°C/W ⁽¹⁾	1.88 W
PWP	37.5°C/W	3.3 W

(1) These data were taken using the JEDEC proposed high-K test PCB. For the JEDEC low-K test PCB, the θ_{JA} is 168°C/W for the D-8 package and 122.3°C/W for the D-14 package.

Submit Documentation Feedback



RECOMMENDED OPERATING CONDITIONS

		MIN	NOM MAX	UNIT
Cumply veltage V to V	Dual supply	±5	±15	\/
Supply voltage, V _{CC+} to V _{CC-}	Single supply	10	30	V
On exerting times aim to see a section. T	C-suffix	0	+70	°C
Operating free-air temperature, T _A	I-suffix	-40	+85	1 C I

ELECTRICAL CHARACTERISTICS

Over operating free-air temperature range, $T_A = +25$ °C, $V_{CC} = \pm 15$ V, $R_F = 750$ Ω , and $R_L = 100$ Ω (unless otherwise noted).

DYNAM	MIC PERFORMANCE							
	PARAMETER	Т	EST CONDITIONS		MIN TYP	MAX	UNIT	
		$R_1 = 50\Omega$	$R_F = 50 \Omega, G = 1$	$V_{CC} = \pm 5 \text{ V}$	138			
BW	Compile signal bandwidth (2 dD)	K _L = 5012	$K_{\rm F} = 50 \Omega, G = 1$	V_{CC} = ±15 V	160			
	Small-signal bandwidth (–3 dB)	D 500	R _F = 470 Ω, G =	$V_{CC} = \pm 5 \text{ V}$	126		MHz	
		$R_L = 50 \Omega$	2	V_{CC} = ±15 V	128			
	Dondwidth (0.4 dD)	R _F = 470 Ω, G = 2		$V_{CC} = \pm 5 \text{ V}$	20			
	Bandwidth (0.1 dB)			V_{CC} = ±15 V	30			
	Full manuage has a dividable	0 4	$V_{O(PP)} = 4 V$	$V_{CC} = \pm 5 \text{ V}$	47		N 41 1-	
	Full power bandwidth	G = -1	V _{O(pp)} = 20 V	V _{CC} = ±15 V	64		MHz	
			V _O = 10 V _{PP}	V _{CC} = ±15 V	1550			
SR	Slew rate ⁽¹⁾ , G = 8	$V_{F} = 0.00$ $V_{F} = 0.00$ $V_{F} = 0.00$ $V_{F} = 0.00$	V 5 V	$V_{CC} = \pm 5 \text{ V}$	500		V/µs	
			$V_O = 5 V_{PP}$	V _{CC} = ±15 V	1000			
t _s	Cattling times to 0.40/		$V_O = 2 V_{PP}$	$V_{CC} = \pm 5 \text{ V}$	53			
	Settling time to 0.1%	G = -1	V _O = 5 V _{PP}	V _{CC} = ±15 V	64		ns	

⁽¹⁾ Slew rate is defined from the 25% to the 75% output levels.

NOISE	NOISE/DISTORTION PERFORMANCE						
	PARAMETER		TEST CONDITION	IS	MIN TYP MAX	UNIT	
			$G = 2$, $R_F = 470 \Omega$, $V_{CC} = \pm 15 V$,	V _{O(PP)} = 2 V	-80		
THD	Total harmonic disto	ortion	f = 1 MHz	$V_{O(PP)} = 8 V$	– 75	dDc	
טחו	Total narmonic dist	ortion	$G = 2$, $R_F = 470 \Omega$, $V_{CC} = \pm 5 V$,	V _{O(PP)} = 2 V	–77	dBc	
			f = 1 MHz	V _{O(PP)} = 5 V	-76		
V_n	Input voltage noise		$V_{CC} = \pm 5 \text{ V}, \pm 15 \text{ V}$	f = 10 kHz	2.2	nV/√ Hz	
	Input ourrent noise	Noninverting Input	out V 15 V 145 V	f = 10 kHz	2.9	pA/√ Hz	
I _n	Input current noise	Inverting Input	$V_{CC} = \pm 5 \text{ V}, \pm 15 \text{ V}$	I = IU KHZ	10.8	pA/ VHZ	
	Crosstalls		C 2 f 1 MH= V 2 V	$V_{CC} = \pm 5 \text{ V}$	-67	dD.o	
	Crosstalk		$G = 2$, $f = 1$ MHz, $V_O = 2$ V_{PP}	V_{CC} = ±15 V	-67	dBc	
	Differential gain error		C 2 B 450 C		0.01	%	
			$G = 2$, $R_L = 150 \Omega$ 40 IRE modulation	V_{CC} = ±15 V	0.01	70	
			±100 IRE Ramp	$V_{CC} = \pm 5 \text{ V}$	0.011		
	Differential phase e	ITOI	NTSC and PAL	V _{CC} = ±15 V	0.011	degrees	



Over operating free-air temperature range, T_A = +25°C, V_{CC} = ±15 V, R_F = 750 Ω , and R_L = 100 Ω (unless otherwise noted).

DC PE	RFORMANCE					
	PARAMETER	TEST CONDIT	IONS	MIN TYP	MAX	UNIT
	lanut offeet valte as		T _A = +25°C	6 1	10	
	Input offset voltage		T _A = full range		13	m\/
V _{IO}	Channel effect voltage metaking	$V_{IC} = 0 \text{ V}, V_{O} = 0 \text{ V}, V_{CC} = \pm 5 \text{ V}, V_{CC} = \pm 15 \text{ V}$	$T_A = +25^{\circ}C$	1	3	mV
	Channel offset voltage matching	700 - 10 1, 100 - 110 1	T _A = full range		4	
	Offset drift		T _A = full range	10		μV/°C
	INI Input bing gurrent		$T_A = +25^{\circ}C$	6	23	
	IN- Input bias current	$V_{IC} = 0 \text{ V}, V_{O} = 0 \text{ V},$	T _A = full range		30	
I _{IB}	INI. Invest bing assument	$V_{CC} = \pm 5 \text{ V}, V_{CC} = \pm 15 \text{ V}$	$T_A = +25^{\circ}C$	0.33	2	μA
	IN+ Input bias current		T _A = full range		3	
	lanut offeet ourrent	$V_{IC} = 0 \text{ V}, V_{O} = 0 \text{ V},$	T _A = +25°C	5.4	22	
I _{IO}	Input offset current	$V_{CC} = \pm 5 \text{ V}, V_{CC} = \pm 15 \text{ V}$	T _A = full range		30	μA
Z _{OL}	Open-loop transimpedance	V _{CC} = ±5 V, V _{CC} = ±15 V	$R_L = 1 k\Omega$	1		МΩ

INPUT (INPUT CHARACTERISTICS						
PARAMETER		TEST CONDITI	ONS	MIN	TYP	MAX	UNIT
		V _{CC} = ±5 V		±2.5	±2.7		
V _{ICR}	Input common-mode voltage range	V _{CC} = ±15 V	T _A = full range	±12.	±12. 7		V
		$V_{CC} = \pm 5 \text{ V},$ $V_{I} = -2.5 \text{ V to } 2.5 \text{ V}$ $V_{CC} = \pm 15 \text{ V},$	T _A = +25°C	58	62		
CMRR	Common mode rejection ratio		T _A = full range	56			dB
CIVIRK	Common-mode rejection ratio		$T_A = +25^{\circ}C$	63	67		uБ
		$V_1 = -12.5 \text{ V to } 12.5 \text{ V}$	T _A = full range	60			
В	Innuit registance	IN+			1.5		МΩ
R _I	Input resistance	IN-			15		Ω
Cı	Input capacitance				2		pF

OUTF	DUTPUT CHARACTERISTICS								
	PARAMETER		TEST CONDIT	TONS		MIN	TYP	MAX	UNIT
		G = 4,	$V_{I} = 1.06 \text{ V}, V_{CC} = \pm 5 \text{ V}$	$R_L = 1 k\Omega$	$T_A = +25^{\circ}C$		4.1		V
					$T_A = +25^{\circ}C$	3.8	4		
V _O	Outrat walks as a suite	$G = 4$, $V_I = 1.025 V$, V_C	$V_I = 1.025 \text{ V}, V_{CC} = \pm 5 \text{ V},$		T _A = full range	3.7			V
	Output voltage swing	G = 4,	$V_{I} = 3.6 \text{ V}, V_{CC} = \pm 15 \text{ V},$	$R_L = 1 k\Omega$	T _A = +25°C		14.2		
				$R_L = 50\Omega$	T _A = +25°C	12	13.3		
		G = 4,	$G = 4$, $V_I = 3.325 \text{ V}$, $V_{CC} = \pm 15 \text{ V}$,		T _A = full range	11.5			V
		G = 4,	$V_I = 1.025 \text{ V}, V_{CC} = \pm 5 \text{ V},$	R _L = 10 Ω	T _A = +25°C	200	280		mA
I _O	Output current drive	G = 4,	V _I = 3.325 V, V _{CC} = ±15 V,	R _L = 25 Ω	T _A = +25°C	360	440		mA
r _o	Output resistance	Open loo	р		T _A = +25°C		14		Ω

Submit Documentation Feedback

© 2001–2011, Texas Instruments Incorporated



Over operating free-air temperature range, T_A = +25°C, V_{CC} = ±15 V, R_F = 750 Ω , and R_L = 100 Ω (unless otherwise noted).

POWER SUPPLY							
	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
		V 15.V	T _A = +25°C		7.2	9	
I _{CC} Quiescent current (per channel)	$V_{CC} = \pm 5 \text{ V}$	T _A = full range			10		
	Quiescent current (per channel)	V .45 V	T _A = +25°C		8.4	10.5	mA
		$V_{CC} = \pm 15 \text{ V}$	T _A = full range			11.5	
		V 15 V 14 V	T _A = +25°C	53	60		
DODD	Device some horsele stier settle	$V_{CC} = \pm 5 \text{ V} \pm 1 \text{ V}$	T _A = full range	50			-ID
PSRR	Power-supply rejection ratio		T _A = +25°C	60	69		dB
		$V_{CC} = \pm 15 \text{ V} \pm 1 \text{ V}$	T _A = full range	55			

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
I _{CC(SHDN)}	Shutdown quiescent current (per channel)		V _{SHDN} = 3.3 V		370	500	μΑ
t _{DIS}	Disable time (1)	REF = 0 V,			500		μs
t _{EN}	Enable time ⁽¹⁾	V _{CC} = ±5 V to ±15 V			200		μs
I _{IL(SHDN)}	Shutdown pin low level leakage current		V _{SHDN} = 0 V		18	25	μΑ
I _{IH(SHDN)}	Shutdown pin high level leakage current		V _{SHDN} = 3.3 V		110	130	μΑ
V _{REF}	REF pin voltage level		·	V _{CC} -		V _{CC+} -4	V
V _{SHDN}	CLULTDOWN - :	Enable				REF+0.8	
	SHUTDOWN pin voltage level	Disable		REF+2			V

⁽¹⁾ Disable/enable time is defined as the time from when the shutdown signal is applied to the SHDN pin to when the supply current has reached half of its final value.

TYPICAL CHARACTERISTICS

TABLE OF GRAPHS

			FIGURE
	Small-signal closed-loop gain	vs Frequency	Figure 1 to Figure 10
	Small- and large-signal output	vs Frequency	Figure 11, Figure 12
	Harmonic distortion	vs Frequency	Figure 13 to Figure 15
	Harmonic distortion	vs Peak-to-peak output voltage	Figure 16, Figure 17
V_n , I_n	Voltage noise and current noise	vs Frequency	Figure 18
CMRR	Common-mode rejection ratio	vs Frequency	Figure 19
	Crosstalk	vs Frequency	Figure 20
Z _o	Output impedance	vs Frequency	Figure 21
SR	Slew rate	vs Output voltage step	Figure 22
V	Input offeet voltage	vs Free-air temperature	Figure 24
V_{IO}	Input offset voltage	vs Common-mode input voltage	Figure 24
I _B	Input bias current	vs Free-air temperature	Figure 25
Vo	Output voltage	vs Load current	Figure 26
	Outcocot ourrent	vs Free-air temperature	Figure 27
	Quiescent current	vs Supply voltage	Figure 28
Icc	Shutdown supply current	vs Free-air temperature	Figure 29
	Differential gain and phase error	vs 75-Ω serially terminated loads	Figure 30, Figure 31
	Shutdown response		Figure 32
	Small-signal pulse response		Figure 33, Figure 34
	Large-signal pulse response		Figure 35, Figure 36

Product Folder Link(s): THS3122 THS3125








Figure 1.

TYPICAL CHARACTERISTICS

SMALL-SIGNAL CLOSED-LOOP GAIN




Figure 2.

SMALL-SIGNAL CLOSED-LOOP GAIN




Figure 3.

SMALL-SIGNAL CLOSED-LOOP GAIN







Figure 4.

SMALL-SIGNAL CLOSED-LOOP GAIN





Signal Closed Loop Gain - dB

Small (

Figure 5.

SMALL-SIGNAL CLOSED-LOOP GAIN






Figure 6.

SMALL-SIGNAL CLOSED-LOOP GAIN

vs **FREQUENCY**




Figure 7.

SMALL-SIGNAL CLOSED-LOOP GAIN vs

FREQUENCY $R_F = 200 \Omega$ $R_F=270\;\Omega$




Figure 8.

SMALL-SIGNAL CLOSED-LOOP GAIN

vs **FREQUENCY**






Figure 9.





SMALL- AND LARGE-SIGNAL OUTPUT



SMALL- AND LARGE-SIGNAL OUTPUT






Figure 11. Figure 12.



HARMONIC DISTORTION
vs
FREQUENCY



HARMONIC DISTORTION





Figure 14.

Figure 15.


VOLTAGE NOISE AND CURRENT

HARMONIC DISTORTION vs PEAK-TO-PEAK OUTPUT VOLTAGE

Figure 13.



HARMONIC DISTORTION
vs
PEAK-TO-PEAK OUTPUT VOLTAGE



NOISE vs





Figure 17. Fig


Figure 18.



CROSSTALK



FREQUENCY G = 2, $V_{CC} = \pm 5 \text{ V}, \pm 15 \text{ V}$ $R_F = 470 \Omega$ -20 $R_L = 50 \Omega$ Crosstalk - dBo -30 -40 -50 -60 -70




OUTPUT IMPEDANCE

Figure 19.


f - Frequency - MHz Figure 20.

Figure 21.

SLEW RATE vs **OUTPUT VOLTAGE STEP**







INPUT OFFSET VOLTAGE COMMON-MODE INPUT VOLTAGE




Figure 22.

INPUT BIAS CURRENT

FREE-AIR TEMPERATURE

 $V_{CC} = \pm 5 \text{ V}, I_{IB+}$

 $V_{CC} = \pm 5 \text{ V, } I_{IB}$

 $V_{CC} = \pm 15 \text{ V, } I_{IB+}$

 $V_{CC} = \pm 15 \text{ V, } I_{IB}$

85

OUTPUT VOLTAGE vs

-80

0.1





Figure 24.

QUIESCENT CURRENT FREE-AIR TEMPERATURE



 T_A – Free-Air Temperature – $^{\circ}C$ Figure 25.

Figure 26.

Figure 27.

12

10

-2


-40

-15

IB- Input Bias Current -μA



QUIESCENT CURRENT



DIFFERENTIAL PHASE AND GAIN ERROR

$extsf{vs}$ 75- Ω SERIALLY-TERMINATED LOADS





Figure 30.

THS3125 SHUTDOWN RESPONSE



SHUTDOWN SUPPLY CURRENT

FREE-AIR TEMPERATURE




Figure 29.

DIFFERENTIAL PHASE AND GAIN ERROR

75-Ω SERIALLY-TERMINATED LOADS




Figure 31.

THS3125 SHUTDOWN RESPONSE





Figure 33.



SMALL-SIGNAL PULSE RESPONSE 0.3 0.2 V_O - Output Voltage - V 0.1 -0.1 V_{CC} = ±15 V, G = 2, -0.2 $R_F = 470 \Omega$ R_L = 50 Ω -0.3 100 200 300 400 500 t - Time - ns Figure 34.






Figure 36.



APPLICATION INFORMATION

Maximum Slew Rate for Repetitive Signals

The THS3125 and THS3122 are recommended for high slew rate pulsed applications where the internal nodes of the amplifier have time to stabilize between pulses. It is recommended to have at least 20-ns delay between pulses.

The THS3125 and THS3122 are not recommended for applications with repetitive signals (sine, square, sawtooth, or other) that exceed 900 V/ μ s. Using the part in these applications results in excessive current draw from the power supply and possible device damage.

For applications with high slew rate, repetitive signals, the THS3091 and THS3095 (single versions), or THS3092 and THS3096 (dual versions) are recommended.

Wideband, Noninverting Operation

The THS3125 and THS3122 are unity gain stable 130-MHz current-feedback operational amplifiers, designed to operate from a ± 5 -V to ± 15 -V power supply.

Figure 37 shows the THS3125 in a noninverting gain of 2-V/V configuration used to generate the typical characteristic curves. Most of the curves were characterized using signal sources with $50-\Omega$ source impedance and with measurement equipment that presents a $50-\Omega$ load impedance.




Figure 37. Wideband, Noninverting Gain Configuration

Current-feedback amplifiers are highly dependent on the feedback resistor R_{F} for maximum performance and stability. Table 1 shows the optimal gain setting resistors R_{F} and R_{G} at different gains to give maximum bandwidth with minimal peaking in the frequency response. Higher bandwidths can be achieved, at the expense of added peaking in the frequency response, by using even lower values for R_{F} . Conversely, increasing R_{F} decreases the bandwidth, but stability is improved.

Table 1. Recommended Resistor Values for Optimum Frequency Response

THS3125 and THS3122 R_{F} and R_{G} VALUES FOR MINIMAL PEAKING WITH R_{L} = 50 $\Omega,$ ±5-V to ±15-V POWER SUPPLY										
GAIN (V/V)	GAIN (V/V) $R_G(\Omega)$ $R_F(\Omega)$									
1	_	560								
2	470	470								
4	66.5	200								

Wideband, Inverting Operation

Figure 38 shows the THS3125 in a typical inverting gain configuration where the input and output impedances from Figure 37 are retained in an inverting circuit configuration.




Figure 38. Wideband, Inverting Gain Configuration



Single-Supply Operation

The THS3125 and THS3122 have the capability to operate from a single supply voltage ranging from 10 V to 30 V. When operating from a single power supply, biasing the input and output at mid-supply allows for the maximum output voltage swing. The circuits in Figure 39 show inverting and noninverting amplifiers configured for single-supply operation.




Figure 39. DC-Coupled, Single-Supply Operation

Video Distribution

The wide bandwidth, high slew rate, and high output drive current of the THS3125 and THS3122 match the demands for video distribution to deliver video signals down multiple cables. To ensure high signal quality with minimal degradation of performance, a 0.1-dB gain flatness should be at least 7x the passband frequency to minimize group delay variations from the amplifier. A high slew rate minimizes distortion of the video signal, and supports component video and RGB video signals that require fast transition times and fast settling times for high signal quality. Figure 40 illustrates a typical video distribution amplifier application configuration.




Figure 40. Video Distribution Amplifier Application

Driving Capacitive Loads

Applications such as FET drivers and line drivers can be highly capacitive and cause stability problems for high-speed amplifiers.

Figure 41 through Figure 47 show recommended methods for driving capacitive loads. The basic idea is to use a resistor or ferrite chip to isolate the phase shift at high frequency caused by the capacitive load from the amplifier feedback path. See Figure 41 for recommended resistor values versus capacitive load.




Figure 41. Recommended R_{ISO} vs Capacitive



Placing a small series resistor, $R_{\rm ISO}$, between the amplifier output and the capacitive load, as shown in Figure 42, is an easy way of isolating the load capacitance.




Figure 42. Resistor to Isolate Capacitive Load

Using a ferrite chip in place of $R_{\rm ISO}$, as Figure 43 shows, is another approach of isolating the output of the amplifier. The ferrite impedance characteristic versus frequency is useful to maintain the low frequency load independence of the amplifier while isolating the phase shift caused by the capacitance at high frequency. Use a ferrite with similar impedance to $R_{\rm ISO},~20~\Omega$ to $50~\Omega,~at~100~MHz$ and low impedance at dc.




Figure 43. Ferrite Bead to Isolate Capacitive Load

Figure 44 shows another method used to maintain the low-frequency load independence of the amplifier while isolating the phase shift caused by the capacitance at high frequency. At low frequency, feedback is mainly from the load side of $R_{\rm ISO}$. At high frequency, the feedback is mainly via the 27-pF capacitor. The resistor $R_{\rm IN}$ in series with the negative input is used to stabilize the amplifier and should be equal to the recommended value of $R_{\rm F}$ at unity gain. Replacing $R_{\rm IN}$ with a ferrite of similar impedance at about 100 MHz as shown in Figure 45 gives similar results with reduced dc offset and low frequency noise.




Figure 44. Feedback Technique with Input Resistor for Capacitive Load




Figure 45. Feedback Technique with Input Ferrite Bead for Capacitive Load

Figure 46 shows a configuration that uses two amplifiers in parallel to double the output drive current to larger capacitive loads. This technique is used when more output current is needed to charge and discharge the load faster as when driving large FET transistors.




Figure 46. Parallel Amplifiers for Higher Output Drive

Figure 47 shows a push-pull FET driver circuit typical of ultrasound applications with isolation resistors to isolate the gate capacitance from the amplifier.




Figure 47. PowerFET Drive Circuit

Saving Power with Shutdown Functionality and Setting Threshold Levels with the Reference Pin

The THS3125 features a shutdown pin (SHUTDOWN) that lowers the quiescent current from 8.4 mA/amp down to 370 μ A/amp, ideal for reducing system power.

The shutdown pin of the amplifier defaults to the REF pin voltage in the absence of an applied voltage, putting the amplifier in the normal on mode of operation. To turn off the amplifier in an effort to conserve power, the shutdown pin can be driven towards the positive rail. The threshold voltages for power-on and power-down (or shutdown) are relative to the supply rails and are given in the *Shutdown Characteristics (THS3125 Only)* table. Below the *Enable* threshold voltage, the device is on. Above the *Disable* threshold voltage, the device is off. Behavior between these threshold voltages is not specified.

Note that this shutdown functionality is self-defining: the amplifier consumes less power in shutdown mode. The shutdown mode is not intended to provide a high-impedance output. In other words, the shutdown functionality is not intended to allow use as a 3-state bus driver. When in shutdown mode, the impedance looking back into the output of the amplifier is dominated by the feedback and gain setting resistors, but the output impedance of the device itself varies depending on the voltage applied to the outputs.

As with most current feedback amplifiers, the internal architecture places some limitations on the system when in shutdown mode. Most notably is the fact that the amplifier actually turns \emph{on} if there is a ± 0.7 V or greater difference between the two input nodes (IN+ and IN–) of the amplifier. If this difference exceeds ± 0.7 V, the output of the amplifier creates an output voltage equal to approximately [(IN+ – IN–) – 0.7V] × Gain. Also, if a voltage is applied to the output while in shutdown mode, the IN– node voltage is equal to $V_{O(applied)} \times R_G/(R_F + R_G)$. For low gain configurations and a large applied voltage at the output, the amplifier may actually turn on because of the behavior described here.

The time delays associated with turning the device on and off are specified as the time it takes for the amplifier to reach either 10% or 90% of the final output voltage. The time delays are in the order of microseconds because the amplifier moves in and out of the linear mode of operation in these transitions.



Power-Down Reference Pin Operation

In addition to the shutdown pin, the THS3125 features a reference pin (REF) which allows the user to control the enable or disable power-down voltage levels applied to the SHUTDOWN pin. In most split-supply applications, the reference pin is connected to ground. In either case, the user must be aware of voltage-level thresholds that apply to the shutdown pin. Table 2 shows examples and illustrate the relationship between the reference voltage and the power-down thresholds. In the table, the threshold levels are derived by the following equations:

SHUTDOWN ≤ REF + 0.8 V for enable SHUTDOWN ≥ REF + 2V for disable

Where the usable range at the REF pin is:

$$V_{CC-} \le V_{REF} \le (V_{CC+} - 4V)$$

The recommended mode of operation is to tie the REF pin to midrail, therefore setting the enable/disable thresholds to $V_{(midrail)}$ + 0.8 V and $V_{(midrail)}$ = 2 V, respectively.

Table 2. Shutdown Threshold Voltage Levels

		-							
SUPPLY VOLTAGE (V)	REFERENCE PIN VOLTAGE (V)	ENABLE LEVEL (V)	DISABLE LEVEL (V)						
±15, ±5	0	0.8	2.0						
±15	2.0	2.8	4.0						
±15	-2.0	-1.2	0						
±5	1.0	1.8	3.0						
±5	-1.0	-0.2	1.0						
+30	15.0	15.8	17						
+10	5.0	5.8	7.0						

Note that if the REF pin is left unterminated, it floats to the positive rail and falls outside of the recommended operating range given above $V_{\text{CC}-} \leq V_{\text{REF}} \leq (V_{\text{CC}+} - 4V)$. As a result, it no longer serves as a reliable reference for the SHUTDOWN pin, and the enable/disable thresholds given above no longer apply. If the SHUTDOWN pin is also left unterminated, it floats to the positive rail and the device is disabled. If balanced, split supplies are used $(\pm V_S)$ and the REF and SHUTDOWN pins are grounded, the device is enabled.

Printed-Circuit Board Layout Techniques for Optimal Performance

Achieving optimum performance with high-frequency amplifiers such as the THS3125 and THS3122 requires careful attention to board layout parasitic and external component types. Recommendations that optimize performance include:

- Minimize parasitic capacitance to any ac ground for all of the signal I/O pins. Parasitic capacitance on the output and input pins can cause instability. To reduce unwanted capacitance, a window around the signal I/O pins should be opened in all of the ground and power planes around those pins. Otherwise, ground and power planes should be unbroken elsewhere on the board.
- Minimize the distance [0.25 inch, (6,4 mm)] from the power-supply pins to high-frequency 0.1-µF and 100-pF decoupling capacitors. At the device pins, the ground and power plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power-supply connections should always be decoupled with these capacitors. Larger (6.8 µF or more) tantalum decoupling capacitors, effective at lower frequencies, should also be used on the main supply pins. These capacitors may be placed somewhat farther from the device and may be shared among several devices in the same area of the printed circuit board (PCB).
- Careful selection and placement of external components preserve high-frequency the performance of the THS3125 and THS3122. Resistors should be a very low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Again, keep the leads and PCB trace length as short as possible. Never use wirebound type resistors in a high-frequency application. Because the output pin and inverting input pins are the most sensitive to parasitic capacitance, always position the feedback and series output resistors, if any, as close as possible to the inverting input pins and output pins. Other network components, such as input termination resistors, should be placed close to gain-setting resistors. Even with a low parasitic capacitance that shunts the external resistors, excessively high resistor values can create significant time constants that can degrade performance. Good axial metal-film surface-mount resistors have approximately 0.2 pF in shunt with the resistor. For resistor values greater than 2.0 k Ω , this parasitic capacitance can add a pole and/or a zero that can affect circuit operation. Keep resistor values as low as possible, consistent with load driving considerations.

© 2001–2011, Texas Instruments Incorporated

Submit Documentation Feedback



Connections to other wideband devices on the board may be made with short direct traces or through onboard transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Relatively wide traces [0.05 inch (1.3 mm) to 0.1 inch (2,54 mm)] should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and determine if isolation resistors on the outputs are necessary. Low parasitic capacitive loads (less than 4 pF) may not need an R_S because the and THS3125 THS3122 are nominally compensated to operate with a 2-pF parasitic load. Higher parasitic capacitive loads without an R_S are allowed as the signal gain increases (thus increasing the unloaded phase margin). If a long trace is required, and the 6-dB signal loss intrinsic to a doubly-terminated transmission line is acceptable, implement a matched-impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A 50- Ω environment is not necessary onboard, and in fact, a higher impedance environment improves distortion as shown in the distortion versus load plots. With a characteristic board trace impedance based on board material and trace dimensions, a matching series resistor into the trace from the output of the THS3125/THS3122 is used as well as a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance is the parallel combination of the shunt resistor and the input impedance of the destination device: this total effective impedance should be set to match the trace impedance. If the 6-dB attenuation of doubly-terminated transmission line is unacceptable, long trace can be a series-terminated at the source end only. Treat the trace as a capacitive load in this case. This configuration does not preserve signal integrity as well as a doubly-terminated line. If the input impedance of the destination device is low, there is some signal attenuation as a result of the voltage divider formed by the series output into the terminating impedance.

 Socketing a high-speed device such as the THS3125 and THS3122 is not recommended. The additional lead length and pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network which can make it almost impossible to achieve a smooth, stable frequency response. Best results are obtained by soldering the THS3125/THS3122 amplifiers directly onto the board.

PowerPAD™ Design Considerations

The THS3125 and THS3122 are available in a thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe upon which the die is mounted [see Figure 48(a) and Figure 48(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 48(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad. Note that devices such as the THS312x have no electrical connection between the PowerPAD and the die.





Figure 48. Views of Thermally-Enhanced Package

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the, heretofore, awkward mechanical methods of heatsinking.



PowerPAD™ Layout Considerations



Dimensions are in inches (millimeters).

Figure 49. DGN PowerPAD PCB Etch and Via Pattern

Although there are many ways to properly heatsink the PowerPAD package, the following steps illustrate the recommended approach.

- 1. PCB with a top side etch pattern as shown in Figure 49.
- Place five holes in the area of the thermal pad.
 These holes should be 0.01 inch (0,254 mm) in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. These vias help dissipate the heat generated by the THS3125/THS3122 IC. These additional vias may be larger than the 0.01-inch (0,254-mm) diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane. Note that the PowerPAD is electrically isolated from the silicon and all leads. Connecting the PowerPAD to any potential voltage, such as V_{S-} , is acceptable as there is no electrical connection to the silicon.
- 5. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This resistance makes the soldering of vias that have plane connections easier. In this application; however, low thermal resistance is desired for the most efficient heat

- transfer. Therefore, the holes under the THS3125/THS3122 PowerPAD package should make the connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This configuration prevents solder from being pulled away from the thermal pad area during the reflow process.
- Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This procedure results in a part that is properly installed.

Power Dissipation and Thermal Considerations

The THS3125 and THS3122 incorporate automatic thermal shutoff protection. This protection circuitry shuts down the amplifier if the junction temperature exceeds approximately +160°C. When the junction temperature reduces to approximately +140°C, the amplifier turns on again. However, for maximum performance and reliability, the designer must take care to ensure that the design does not exceed a junction temperature of +125°C. Between +125°C and +150°C, damage does not occur, but the performance of the amplifier begins to degrade and reliability long-term suffers. The characteristics of the device are dictated by the package and the PCB. Maximum power dissipation for a given package can be calculated using the following formula.

$$P_{\text{DMax}} = \frac{T_{\text{max}} - T_{\text{A}}}{\theta_{\text{JA}}}$$

where:

- P_{DMax} is the maximum power dissipation in the amplifier (W)
- T_{max} is the absolute maximum junction temperature (°C)
- T_A is the ambient temperature (°C)

$$\theta_{JA} = \theta_{JC} + \theta_{CA}$$


where:

- θ_{JC} is the thermal coefficient from the silicon junctions to the case (°C/W)
- θ_{CA} is the thermal coefficient from the case to ambient air (°C/W)



For systems where heat dissipation is more critical, the THS3125 and THS3122 are also available in an 8-pin MSOP with PowerPAD package that offers even better thermal performance. The thermal coefficient for the PowerPAD packages substantially improved over the traditional SOIC. Maximum power dissipation levels are depicted in Figure 50 for the available packages. The data for the PowerPAD packages assume a board layout that follows the PowerPAD layout guidelines discussed above and detailed in the PowerPAD application note (literature number SLMA002). Figure 50 also illustrates the effect of not soldering the PowerPAD to thermal impedance increases PCB. The substantially, which may cause serious heat and performance issues. Always solder the PowerPAD to the PCB for optimum performance.

When determining whether or not the device satisfies the maximum power dissipation requirement, it is important to not only consider quiescent power dissipation, but also dynamic power dissipation. Often times, this type of dissipation is difficult to quantify because the signal pattern is inconsistent, but an estimate of the RMS power dissipation can provide visibility into a possible problem.



Results shown are with no air flow and PCB size of 3 in \times 3 in (76.2 mm \times 76.2 mm).

- $\theta_{JA} = 58.4$ °C/W for 8-pin MSOP with PowerPAD (DGN package)
- θ_{JA} = 95°C/W for 8-pin SOIC High-K test PCB (D package)
- $\theta_{JA} = 158^{\circ}$ C/W for 8-pin MSOP with PowerPAD without solder

Figure 50. Maximum Power Dissipation vs Ambient Temperature





REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision C (July, 2010) to Revision D
<u>.</u>	Changed output current (absolute maximum) from 275 mA to 550 mA
CI	nanges from Revision B (October, 2009) to Revision C Page
•	Corrected REF pin name for THS3125 shown in front-page figure
•	Deleted Shutdown pin input levels parameters and specifications from Recommended Operating Conditions table 3
•	Updated Shutdown Characteristics table test conditions; changed GND to REF, corrected V _{SHDN} notations
•	Added V _{REF} and V _{SHDN} parameters and specifications to <i>Shutdown Characteristics</i> table
•	Revised second and fourth paragraphs of Saving Power with Shutdown Functionality section
•	Updated equation in Power-Down Reference Pin Operation section that describes usable range at the REF pin 15
•	Revised paragraph in Power-Down Reference Pin Operation that discusses behavior of unterminated REF pin 15





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Sample
THS3122CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	3122C	Sample
THS3122CDDA	ACTIVE	SO PowerPAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	3122C	Sample
THS3122CDDAG3	ACTIVE	SO PowerPAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	3122C	Sample
THS3122CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	3122C	Sampl
THS3122CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	3122C	Sampl
THS3122CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	3122C	Sampl
THS3122ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	31221	Samp
THS3122IDDA	ACTIVE	SO PowerPAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	31221	Samp
THS3122IDDAG3	ACTIVE	SO PowerPAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	3122	Samp
THS3122IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	31221	Samp
THS3125CPWP	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	HS3125C	Samp
THS3125CPWPG4	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	HS3125C	Samp
THS3125ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	THS3125I	Samp
THS3125IDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	THS3125I	Samp
THS3125IPWP	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS3125I	Samp
THS3125IPWPG4	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS3125I	Samp
THS3125IPWPR	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS3125I	Samp



PACKAGE OPTION ADDENDUM

11-Apr-2013

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
THS3125IPWPRG4	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS3125I	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL. Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

I	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	THS3122CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
	THS3125IPWPR	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS3122CDR	SOIC	D	8	2500	367.0	367.0	35.0
THS3125IPWPR	HTSSOP	PWP	14	2000	367.0	367.0	35.0

DDA (R-PDSO-G8)

PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



DDA (R-PDSO-G8)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206322-4/L 05/12

NOTE: A. All linear dimensions are in millimeters



DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



PWP (R-PDSO-G14)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G14) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206332-2/AF 06/13


NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G14)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




PWP (R-PDSO-G14) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206332-44/AF 06/13

NOTE: A. All linear dimensions are in millimeters

⚠ Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>