


## LEVEL-TRANSLATING I<sup>2</sup>C BUS REPEATER

Check for Samples: TCA9517

#### **FEATURES**

- Two-Channel Bidirectional Buffer
- I<sup>2</sup>C Bus and SMBus Compatible
- Operating Supply Voltage Range of 0.9 V to 5.5 V on A Side
- Operating Supply Voltage Range of 2.7 V to 5.5 V on B Side
- Voltage-Level Translation From 0.9 V to 5.5 V and 2.7 V to 5.5 V
- Footprint and Function Replacement for PCA9515B
- Supports Clock Stretching and Arbitration Across the Repeater
- Active-High Repeater-Enable Input
- Open-Drain I<sup>2</sup>C I/O

- 5.5-V Tolerant I<sup>2</sup>C and Enable Input Support Mixed-Mode Signal Operation
- Lockup-Free Operation
- Accommodates Standard Mode and Fast Mode I<sup>2</sup>C Devices and Multiple Masters
- Powered-Off High-Impedance I<sup>2</sup>C Pins
- 400-kHz Fast I<sup>2</sup>C Bus
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 5500-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



## **DESCRIPTION**

This dual bidirectional I<sup>2</sup>C buffer is operational at 2.7 V to 5.5 V.

The TCA9517 is a BiCMOS integrated circuit intended for I<sup>2</sup>C bus and SMBus systems. It can provide bidirectional voltage-level translation (up-translation/down-translation) between low voltages (down to 0.9 V) and higher voltages (2.7 V to 5.5 V) in mixed-mode applications. This device enables I<sup>2</sup>C and similar bus systems to be extended, without degradation of performance even during level shifting.

The TCA9517 buffers both the serial data (SDA) and the serial clock (SCL) signals on the I<sup>2</sup>C bus, thus allowing two buses of 400-pF bus capacitance to be connected in an I<sup>2</sup>C application. This device can also be used to isolate two halves of a bus for voltage and capacitance.

The TCA9517 has two types of drivers—A-side drivers and B-side drivers. All inputs and I/Os are overvoltage tolerant to 5.5 V, even when the device is unpowered ( $V_{CCB}$  and/or  $V_{CCA} = 0$  V).

#### ORDERING INFORMATION

T <sub>A</sub>	PACKA	GES <sup>(1)(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC - D	Tape and reel	TCA9517DR	PW517
-40°C to 85°C	QFN - DSG	Tape and reel	TCA9517DSGR	PREVIEW
	MSOP - DGK	Tape and reel	TCA9517DGKR	AYK

<sup>(1)</sup> Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

<sup>(2)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### **DESCRIPTION (CONTINUED)**

The B-side drivers operate from 2.7 V to 5.5 V and behave like the drivers in the PCA9515A. The output low level for this internal buffer is approximately 0.5 V, but the input voltage must be 70 mV or more below the output low level when the output internally is driven low. The higher-voltage low signal is called a buffered low. When the B-side I/O is driven low internally, the low is not recognized as a low by the input. This feature prevents a lockup condition from occurring when the input low condition is released.

This type of design on the B side prevents it from being used in series with the PCA9515A and another TCA9517 (B side). This is because these devices do not recognize buffered low signals as a valid low and do not propagate it as a buffered low again.

The A-side drivers operate from 0.9 V to 5.5 V and drive more current. They do not require the buffered low feature (or the static offset voltage). This means that a low signal on the B side translates to a nearly 0-V low on the A side, which accommodates smaller voltage swings of lower-voltage logic. The output pulldown on the A side drives a hard low, and the input level is set at 0.3  $V_{\rm CCA}$  to accommodate the need for a lower low level in systems where the low-voltage-side supply voltage is as low as 0.9 V.

The A side of two or more TCA9517s can be connected together to allow a star topography, with the A side on the common bus. Also, the A side can be connected directly to any other buffer with static- or dynamic-offset voltage. Multiple TCA9517s can be connected in series, A side to B side, with no buildup in offset voltage and with only time-of-flight delays to consider. Because of the buffered low voltage from the B side, the TCA9517 cannot be connected B side to B side and to ensure clock-stretching support the B side should not be connected to a device with rise time accelerators.

The TCA9517 drivers are enabled when  $V_{CCA}$  is above 0.8 V and  $V_{CCB}$  is above 2.5 V.

The TCA9517 has an active-high enable (EN) input with an internal pullup to  $V_{CCB}$ , which allows the user to select when the repeater is active. This can be used to isolate a badly behaved slave on power-up reset. The EN input should change state only when the global bus and repeater port are in an idle state, to prevent system failures.

The TCA9517 includes a power-up circuit that keeps the output drivers turned off until  $V_{\rm CCB}$  is above 2.5 V and the  $V_{\rm CCA}$  is above 0.8 V.  $V_{\rm CCB}$  and  $V_{\rm CCA}$  can be applied in any sequence at power up. After power up and with the EN high, a low level on the A side (below 0.3  $V_{\rm CCA}$ ) turns the corresponding B-side driver (either SDA or SCL) on and drives the B side down to approximately 0.5 V. When the A side rises above 0.3  $V_{\rm CCA}$ , the B-side pulldown driver is turned off and the external pullup resistor pulls the pin high. When the B side falls first and goes below 0.3  $V_{\rm CCB}$ , the A-side driver is turned on and the A side pulls down to 0 V. The B-side pulldown is not enabled unless the B-side voltage goes below 0.4 V. If the B-side low voltage does not go below 0.5 V, the A-side driver turns off when the B-side voltage is above 0.7  $V_{\rm CCB}$ . If the B-side low voltage goes below 0.4 V, the B-side pulldown driver is enabled, and the B side is able to rise to only 0.5 V until the A side rises above 0.3  $V_{\rm CCA}$ .

 $V_{CCA}$  is only used to provide the 0.3  $V_{CCA}$  reference to the A-side input comparators and for the power-good-detect circuit. The TCA9517 logic and all I/Os are powered by the  $V_{CCB}$  pin.

As with the standard I<sup>2</sup>C system, pullup resistors are required to provide the logic-high levels on the buffered bus. The TCA9517 has standard open-drain configuration of the I<sup>2</sup>C bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with Standard mode and Fast mode I<sup>2</sup>C devices in addition to SMBus devices. Standard mode I<sup>2</sup>C devices only specify 3 mA in a generic I<sup>2</sup>C system, where Standard mode devices and multiple masters are possible. Under certain conditions, higher termination currents can be used.




### **TERMINAL FUNCTIONS**

NO.	NAME	DESCRIPTION
1	$V_{CCA}$	A-side supply voltage (0.9 V to 5.5 V)
2	SCLA	Serial clock bus, A side. Connect to V <sub>CCA</sub> through a pullup resistor.
3	SDAA	Serial data bus, A side. Connect to V <sub>CCA</sub> through a pullup resistor.
4	GND	Supply ground
5	EN	Active-high repeater enable input
6	SDAB	Serial data bus, B side. Connect to V <sub>CCB</sub> through a pullup resistor.
7	SCLB	Serial clock bus, B side. Connect to V <sub>CCB</sub> through a pullup resistor.
8	$V_{CCB}$	B-side and device supply voltage (2.7 V to 5.5 V)

**Table 1. FUNCTION TABLE** 

INPUT EN	FUNCTION
L	Outputs disabled
Н	SDAA = SDAB SCLA = SCLB

Figure 1. FUNCTIONAL BLOCK DIAGRAM





## **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
$V_{CCB}$	Supply voltage range			-0.5	7	V
$V_{CCA}$	Supply voltage range			-0.5	7	V
VI	Enable input voltage range (2)				7	V
V <sub>I/O</sub>	I <sup>2</sup> C bus voltage range <sup>(2)</sup>				7	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0			-50	A
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0			<b>–</b> 50	mA
	Continuous output current				±50	mA
IO	Continuous current through V <sub>CC</sub> or GND				±100	mA
T <sub>stg</sub>	Storage temperature range				150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### THERMAL IMPEDANCE

over operating free-air temperature range (unless otherwise noted)

			MIN MAX	UNIT	
		D package	PREVIEW	°C/W	
$\theta_{JA}$	Package thermal impedance <sup>(1)</sup>	DGK package	172	C/VV	
		DSG package	PREVIEW		

<sup>(1)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

#### RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage, A-side bus		0.9 <sup>(1)</sup>	5.5	V
$V_{CCB}$	Supply voltage, B-side bus		2.7	5.5	V
		SDAA, SCLA	0.7 × V <sub>CCA</sub>	5.5	
$V_{IH}$	High-level input voltage	SDAB, SCLB	0.7 × V <sub>CCB</sub>	5.5	V
		EN	0.7 × V <sub>CCB</sub>	5.5	
		SDAA, SCLA		$0.3 \times V_{CCA}$	
$V_{IL}$	Low-level input voltage	SDAB, SCLB <sup>(2)</sup>		0.3 × V <sub>CCB</sub>	V
		EN		0.3 × V <sub>CCB</sub>	
I <sub>OL</sub>	Low-level output current			6	mA
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

<sup>(1)</sup> Low-level supply voltage

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

 <sup>(2)</sup> V<sub>IL</sub> specification is for the first low level seen by the SDAB and SCLB lines. V<sub>ILC</sub> is for the second and subsequent low levels seen by the SDAB and SCLB lines. See V<sub>ILC</sub> AND PULL-UP RESISTOR SIZING for V<sub>ILC</sub> application information



#### **ELECTRICAL CHARACTERISTICS**

 $V_{CCB}$  = 2.7 V to 5.5 V, GND = 0 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	V <sub>CCB</sub>	MIN	TYP	MAX	UNIT	
V <sub>IK</sub>	Input clamp voltage		I <sub>I</sub> = -18 mA	2.7 V to 5.5 V			-1.2	V	
V <sub>OL</sub>	Low-level output	SDAB, SCLB	$I_{OL}$ = 100 µA or 6 mA, $V_{ILA}$ = $V_{ILB}$ = 0 V	2.7 V to 5.5 V	0.45	0.52	0.6	V	
	voltage	SDAA, SCLA	I <sub>OL</sub> = 6 mA			0.1	0.2		
V <sub>OL</sub> – V <sub>ILc</sub>	Low-level input voltage below low-level output voltage	SDAB, SCLB	guaranteed by design	2.7 V to 5.5 V		70		mV	
V <sub>ILC</sub>	SDA and SCL low-level input voltage contention	SDAB, SCLB		2.7 V to 5.5 V		0.4		V	
I <sub>cc</sub>	Quiescent supply curren	t for V <sub>CCA</sub>	Both channels low, SDAA = SCLA = GND and SDAB = SCLB = open, or SDAA = SCLA = open and SDAB = SCLB = GND				1	mA	
			Both channels high, SDAA = SCLA = $V_{CCA}$ and SDAB = SCLB = $V_{CCB}$ and EN = $V_{CCB}$			1.5	5		
I <sub>CC</sub>	Quiescent supply curren	t	Both channels low, SDAA = SCLA = GND and SDAB = SCLB = open	5.5 V		1.5	5	mA	
			In contention, SDAA = SCLA = GND and SDAB = SCLB = GND			3	5		
		CDAR CCLR	$V_I = V_{CCB}$				±1		
		SDAB, SCLB	V <sub>I</sub> = 0.2 V				10		
ı	Innut lookogo gurrant	SDAA, SCLA	$V_I = V_{CCB}$	2.7 V to 5.5 V			±1		
I <sub>I</sub>	Input leakage current	SDAA, SCLA	V <sub>I</sub> = 0.2 V	2.7 V 10 5.5 V			10	μΑ	
		ENI	$V_I = V_{CCB}$				±1		
		EN	V <sub>I</sub> = 0.2 V			-10	-30		
	High-level output	SDAB, SCLB	V 00V	0.7.1/1- 5.5.1/			10	^	
I <sub>OH</sub>	leakage current	SDAA, SCLA	$V_0 = 3.6 \text{ V}$	2.7 V to 5.5 V			10	μΑ	
		EN	V <sub>I</sub> = 3 V or 0 V	3.3 V		6	10		
$C_{l}$	Input capacitance	001 4 001 5	V 0V - 0V FN 0VD	3.3 V		8	13	pF	
		SCLA, SCLB	$V_I = 3 \text{ V or } 0 \text{ V, EN} = \text{GND}$	0 V		7	11		
^	Input/output	CDAA CDAD	V 2V -= 0V FN CND	3.3 V		8	13		
C <sub>IO</sub> capacitance		SDAA, SDAB	$V_I = 3 \text{ V or } 0 \text{ V}$ , EN = GND	0 V		7	11	pF	

### **TIMING REQUIREMENTS**

over recommended operating free-air temperature range (unless otherwise noted)

		MIN MAX	UNIT
t <sub>su</sub>	Setup time, EN high before Start condition <sup>(1)</sup>	100	ns
t <sub>h</sub>	Hold time, EN high after Stop condition <sup>(1)</sup>	100	ns

(1) EN should change state only when the global bus and the repeater port are in an idle state.



#### I<sup>2</sup>C INTERFACE TIMING REQUIREMENTS

 $V_{CCB} = 2.7 \text{ V}$  to 5.5 V, GND = 0 V,  $T_A = -40^{\circ}\text{C}$  to 85°C (unless otherwise noted)<sup>(1)(2)</sup>

PARAMETER			FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP <sup>(3)</sup>	MAX	UNIT
			SDAB, SCLB <sup>(4)</sup> (see Figure 5)	SDAA, SCLA <sup>(4)</sup> (see Figure 5)		80	141	250	
t <sub>PLZ</sub>	Propagation dela	iy	SDAA, SCLA <sup>(5)</sup> (see Figure 4)	SDAB, SCLB <sup>(5)</sup> (see Figure 4)		25	74	110	ns
			CDAR CCLR	SDAA SCLA	V <sub>CCA</sub> ≤ 2.7 V (see Figure 3)	30	76 <sup>(6)</sup>	110	
t <sub>PZL</sub>	t <sub>PZL</sub> Propagation delay		SDAB, SCLB	SDAA, SCLA	V <sub>CCA</sub> ≥ 3 V (see Figure 3)	10	86	230	ns
			SDAA, SCLA <sup>(5)</sup> (see Figure 4)	SDAB, SCLB <sup>(5)</sup> (see Figure 4)		60	107	230	
		B side to A side			V <sub>CCA</sub> ≤ 2.7 V (see Figure 4)	10	12	15	
t <sub>TLH</sub>	Transition time	b side to A side	80%	20%	V <sub>CCA</sub> ≥ 3 V (see Figure 4)	40	42	45	ns
		A side to B side (see Figure 3)				110	125	140	
				V <sub>CCA</sub> ≤ 2.7 V (see Figure 4)	1	52 <sup>(6)</sup>	105		
t <sub>THL</sub>	Transition time	B side to A side	80%	20%	V <sub>CCA</sub> ≥ 3 V (see Figure 4)	20	67	175	ns
		A side to B side (see Figure 3)				30	48	90	

<sup>(1)</sup> Times are specified with loads of  $1.35-k\Omega$  pullup resistance and 50-pF load capacitance on the B side and  $167-\Omega$  pullup and 57-pF load capacitance on the A side. Different load resistance and capacitance alter the RC time constant, thereby changing the propagation delay and transition times.

Submit Documentation Feedback


Pullup voltages are  $V_{CCA}$  on the A side and  $V_{CCB}$  on the B side.

Typical values were measured with  $V_{CCA} = V_{CCB} = 3.3 \text{ V}$  at  $T_A = 25^{\circ}\text{C}$ , unless otherwise noted. The  $t_{PLH}$  delay data from B to A side is measured at 0.4 V on the B side to 0.5  $V_{CCA}$  on the A side when  $V_{CCA}$  is less than 2 V, and 1.5 V on the A side if V<sub>CCA</sub> is greater than 2 V.

The proportional delay data from A to B side is measured at 0.3  $V_{CCA}$  on the A side to 1.5 V on the B side. Typical value measured with  $V_{CCA} = 2.7$  V at  $T_A = 25^{\circ}$ C



#### PARAMETER MEASUREMENT INFORMATION



#### **TEST CIRCUIT FOR OPEN-DRAIN OUTPUT**

- A.  $R_L = 167~\Omega$  (0.9 V to 2.7 V) and  $R_L = 450~\Omega$  (3.0 V to 5.5 V) on the A side and 1.35 k $\Omega$  on the B side
- B.  $R_T$  termination resistance should be equal to  $Z_{OUT}$  of pulse generators.
- C. C<sub>I</sub> includes probe and jig capacitance.
- D. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ , slew rate  $\geq$  1 V/ns.
- E. The outputs are measured one at a time, with one transition per measurement.
- F. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.
- G. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- H. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.

Figure 2. Test Circuit




Figure 3. Waveform 1 - Propagation Delay and Transition Times for B Side to A Side




Figure 4. Waveform 2 – Propagation Delay and Transition Times for A Side to B Side



## PARAMETER MEASUREMENT INFORMATION (continued)




Figure 5. Waveform 3



#### **APPLICATION INFORMATION**

A typical application is shown in Figure 6. In this example, the system master is running on a 3.3-V I<sup>2</sup>C bus, and the slave is connected to a 1.2-V bus. Both buses run at 400 kHz. Master devices can be placed on either bus.

The TCA9517 is 5-V tolerant, so it does not require any additional circuitry to translate between 0.9-V to 5.5-V bus voltages and 2.7-V to 5.5-V bus voltages.

When the A side of the TCA9517 is pulled low by a driver on the  $I^2$ C bus, a comparator detects the falling edge when it goes below 0.3  $V_{CCA}$  and causes the internal driver on the B side to turn on, causing the B side to pull down to about 0.5 V. When the B side of the TCA9517 falls, first a CMOS hysteresis-type input detects the falling edge and causes the internal driver on the A side to turn on and pull the A-side pin down to ground. In order to illustrate what would be seen in a typical application, refer to Figure 8 and Figure 9. If the bus master in Figure 6 were to write to the slave through the TCA9517, waveforms shown in Figure 8 would be observed on the A bus. This looks like a normal  $I^2$ C transmission, except that the high level may be as low as 0.9 V, and the turn on and turn off of the acknowledge signals are slightly delayed.

On the B-side bus of the TCA9517, the clock and data lines would have a positive offset from ground equal to the  $V_{OL}$  of the TCA9517. After the eighth clock pulse, the data line is pulled to the  $V_{OL}$  of the slave device, which is very close to ground in this example. At the end of the acknowledge, the level rises only to the low level set by the driver in the TCA9517 for a short delay, while the A-bus side rises above 0.3  $V_{CCA}$  and then continues high.




Figure 6. Typical Application

### **VILC AND PULL-UP RESISTOR SIZING**

For the TCA9517 to function correctly, all devices on the B-side must be able to pull the B-side below the voltage input low contention level ( $V_{ILC}$ ). This means that the  $V_{OL}$  of any device on the B-side must be below 0.4V.

 $V_{OL}$  of a device can be adjusted by changing the  $I_{OL}$  through the device which is set by the pull-up resistance value. The pull-up resistance on the B-side must be carefully selected to ensure that logic levels will be transferred correctly to the A-side.






Figure 7. Typical Star Application

Multiple TCA9517 A sides can be connected in a star configuration, allowing all nodes to communicate with each other.




Figure 8. Typical Series Application

Multiple TCA9517s can be connected in series as long as the A side is connected to the B side. I<sup>2</sup>C bus slave devices can be connected to any of the bus segments. The number of devices that can be connected in series is limited by repeater delay/time-of-flight considerations on the maximum bus speed requirements.






Figure 9. Bus A (0.9-V to 5.5-V Bus) Waveform




Figure 10. Bus B (2.7-V to 5.5-V Bus) Waveform



## **REVISION HISTORY**

Changes from Original (December 2012) to Revision A	Page
Added D package to document.	1
Updated the TOP-SIDE MARKING column of the ORDERING INFORMATION TABLE	1
Changes from Revision A (April 2013) to Revision B	Page
Updated the TOP-SIDE MARKING column of the ORDERING INFORMATION TABLE	1



## PACKAGE OPTION ADDENDUM

30-Sep-2013

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
TCA9517DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AYK	Samples
TCA9517DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW517	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 17-May-2013

## TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9517DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TCA9517DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 17-May-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TCA9517DGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0	
TCA9517DR	SOIC	D	8	2500	340.5	338.1	20.6	

# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

## PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>