

www.ti.com



DIGITAL AMPLIFIER POWER STAGE


FEATURES

- 100-W RMS Power (BTL) Into 4 Ω With Less Than 10% THD+N
- 80-W RMS Power (BTL) Into 4 Ω With Less Than 0.2% THD+N
- 0.09% THD+N at 1 W Into 4 Ω
- Power Stage Efficiency Greater Than 90% Into 4- Ω Load
- **Self-Protecting Design**
- **Industrial Temperature Rating**
- 36-Pin PSOP3 Package
- 3.3-V Digital Interface
- **EMI Compliant When Used With Recommended System Design**

APPLICATIONS

- **DVD** Receiver
- **Home Theatre**

TOTAL HARMONIC DISTORTION + NOISE vs POWER



Mini/Micro Component Systems


Internet Music Appliance

DESCRIPTION

The TAS5121I is a high-performance, digital-amplifier power stage designed to drive a 4- Ω speaker up to 100 W. The TAS5121I is rated for operation at industrial temperatures. The device incorporates PurePath Digital™ technology and can be used with a TI audio pulse-width modulation (PWM) processor and a simple passive demodulation filter to deliver high-quality, high-efficiency, digital-audio amplification.

The efficiency of this digital amplifier can be greater than 90%, depending on the system design. Overcurrent protection, overtemperature protection, and undervoltage protection are built into the TAS5121I, safeguarding the device and speakers against fault conditions that could damage the system.

UNCLIPPED OUTPUT POWER vs H-BRIDGE VOLTAGE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PurePath Digital, PowerPAD are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

GENERAL INFOMATION

Terminal Assignment

The TAS5121I is offered in a thermally enhanced 36-pin PSOP3 (DKD) package. The DKD package has the thermal pad on top.



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

	DVDD TO DGND	-0.3 V to 4.2 V
	GVDD_x TO GND	14.2 V
	PVDD_X TO GND (dc voltage)	33.5 V
	PVDD_X TO GND ⁽²⁾	48 V
	OUT_X TO GND (dc voltage)	33.5 V
	OUT_X TO GND ⁽²⁾	48 V
	BST_X TO GND (dc voltage)	46 V
	BST_X TO GND ⁽²⁾	53 V
	PWM_XP, RESET, M1, M2, M3, SD, OTW	-0.3 V to DVDD + 0.3 V
T_{J}	Maximum junction temperature range	-40°C to 150°C
	Storage temperature	–40°C to 125°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The duration should be less than 100 ns (see application note SLEA025).



ORDERING INFORMATION

T _A	PACKAGE TRANSPORT MEDIA		DESCRIPTION
–40°C to 85°C	TAS5121IDKD	Tube	36-pin PSOP3
–40°C to 85°C	TAS5121IDKDR	Tape and reel	36-pin PSOP3

PACKAGE DISSIPATION RATINGS

PACKAGE	R _{θJC} (°C/W)	R _{θJA} (°C/W)
36-Pin DKD PSOP3	0.85	See (1)

⁽¹⁾ The TAS5121I package is thermally enhanced for conductive cooling using an exposed metal pad area. It is impractical to use the devices with the pad exposed to ambient air as the only heat sinking of the device. Therefore R_{BJA}, a system parameter that characterizes the thermal treatment, is provided in the *Thermal Information* section. This information should be used as a reference to calculate the heat dissipation ratings for a specific application.


Terminal Functions

TERMIN	NAL		
NAME	DKD	FUNCTION ⁽¹⁾	DESCRIPTION
BST_A	22	Р	High-side bootstrap (BST) supply, external resistor and capacitor to OUT_A required
BST_B	33	Р	High-side bootstrap (BST) supply, external resistor and capacitor to OUT_B required
DGND	9, 14	Р	I/O reference ground
DREG	8	Р	Digital supply-voltage regulator-decoupling pin, 1-μF capacitor connected to DREG_RTN
DREG_RTN	5	Р	Decoupling return pin
DVDD	12	Р	I/O reference supply input: 100 Ω to DREG, decoupled to GND, 0.1- μ F capacitor connected to GND
GND	1, 3, 16, 18, 21, 27, 28, 34	Р	Power ground, connected to system GND
GVDD	6	Р	Local GVDD decoupling pin
GVDD_A	19, 20	Р	Gate-drive input voltage
GVDD_B	35, 36	Р	Gate-drive input voltage
M1	10	I	Protection-mode selection pin, connect to GND
M2	11	I	Protection-mode selection pin, connect to DREG
M3	7	I	Output-mode selection pin; connect to GND
OTW	15	0	Overtemperature warning output, open-drain with internal pullup, asserted low when temperature exceeds 115°C
OUT_A	25, 26	0	Output, half-bridge A
OUT_B	29, 30	0	Output, half-bridge B
PVDD_A	23, 24	Р	Power supply input for half-bridge A
PVDD_B	31, 32	Р	Power supply input for half-bridge B
PWM_AP	17	I	PWM input signal, half-bridge A
PWM_BP	2	I	PWM input signal, half-bridge B
RESET	4	I	Reset signal, active-low
SD	13	0	Shutdown signal for half-bridges A and B (open-drain with internal pullup)

⁽¹⁾ I = input, O = Output, P = Power



FUNCTIONAL BLOCK DIAGRAM





RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
DVDD	Digital supply ⁽¹⁾	Relative to DGND	3	3.3	3.6	٧
GVDD_x	Supply for internal gate drive and logic regulators	Relative to GND	10.8	12	13.2	٧
PVDD_x	Half-bridge supply	Relative to GND, R_L = 4 Ω	0	30.5	32	V
T_{J}	Junction temperature		0		125	°C

⁽¹⁾ It is recommended for DVDD to be connected to DREG via a 100- Ω resistor.

ELECTRICAL CHARACTERISTICS

PVDD_X = 30.5 V, GVDD_x = 12 V, DVDD connected to DREG via a 100- Ω resistor, R_L = 4 Ω , 8X f_s= 384 kHz, TAS5026 PWM processor, unless otherwise noted

			TYPICAL	OVER TEMPERATURE			
SYMBOL	PARAMETER	TEST CONDITIONS	T _A =25°C	T _A =25°C	T _{Case} = 75°C	UNITS	MIN/TYP/ MAX
AC PERF	ORMANCE, BTL Mode, 1 kHz		•			•	
		$R_L = 4 \Omega$, THD = 10%, AES17 filter			100	W	Тур
Po	Output power	$\mbox{R}_{\mbox{\scriptsize L}}$ = 4 $\Omega,$ THD = unclipped, AES17 filter			80	W	Тур
		$R_L = 8 \Omega$, THD = unclipped, AD mode			44	W	Тур
		$P_O = 1$ W/channel, $R_L = 4 \Omega$, AES17 filter			0.09	%	Тур
THD+N	Total harmonic distortion + noise	P_O = 10 W/channel, R_L = 4 Ω , AES17 filter			0.15	%	Тур
		P_O = 80 W/channel, R_L = 4 Ω , AES17 filter			0.19	%	Тур
V _n	Output-integrated noise voltage	A-weighted, $R_L = 4 \Omega$, 20 Hz to 20 kHz, AES17 filter			300	μV	Max
SNR	Signal-to-noise ratio	A-weighted, AES17 filter			95	dB	Тур
DR	Dynamic range	f = 1 kHz, -60 dB, A-weighted, AES17 filter			95	dB	Тур
INTERNA	L VOLTAGE REGULATOR AND CU	JRRENT CONSUMPTION					
DREG	Voltage regulator	$I_0 = 1 \text{ mA}$	3.3			V	Min
DREG	Voltage regulator	I ₀ = I IIIA	3.3			V	Max
IGVDD_x	Total GVDD supply current, operating	f _S = 384 kHz, no load, 50% duty cycle	24	30		mA	Max
IDVDD	DVDD supply current, operating	f _S = 384 kHz, no load	1	5		mA	Max
OUTPUT :	STAGE MOSFETs						
$R_{DSon,LS}$	Forward on-resistance, low side	T _J = 25°C	120	132		mΩ	Max
$R_{DSon,HS}$	Forward on-resistance, high side	$T_J = 25^{\circ}C$	120	132		mΩ	Max
INPUT/OU	TPUT PROTECTION		,				
$V_{uvp,G}$	Undervoltage protection limit,		7.6	7		V	Min
	GVDD			8.2		V	Max
OTW	Overtemperature warning	Static	115			°C	Тур
OTE	Overtemperature error	Static	150			°C	Тур
OC	Overcurrent protection	See ⁽¹⁾ .	9.5			Α	Min

⁽¹⁾ To optimize device performance and prevent overcurrent (OC) protection activation, the demodulation filter must be designed with special care. See *Demodulation Filter Design* in the *Application Information* section of this data sheet and consider the recommended inductors and capacitors for optimal performance. It is also important to consider PCB design and layout for optimum performance of the TAS5121I.




ELECTRICAL CHARACTERISTICS (continued)

PVDD_X = 30.5 V, GVDD_x = 12 V, DVDD connected to DREG via a 100- Ω resistor, R_L = 4 Ω , 8X f_s= 384 kHz, TAS5026 PWM processor, unless otherwise noted

			TYPICAL	C	VER TEN	IPERATU	RE
SYMBOL	PARAMETER	TEST CONDITIONS	T _A =25°C	T _A =25°C	T _{Case} = 75°C	UNITS	MIN/TYP/ MAX
STATIC D	IGITAL INPUT SPECIFICATION, PW	M, PROTECTION MODE SELECTION	N PINS, AI	ND OUTPU	T MODE S	SELECTIO	N PINS
.,	V _{IH} High-level input voltage			2		V	Min
VIH				DVDD		V	Max
V _{IL}	Low-level input voltage			0.8		V	Max
Leakage	Input lookage current			-10		μΑ	Min
Leakage	Input leakage current			10		μΑ	Max
OTW/SHU	OTW/SHUTDOWN (SD)						
	Internal pullup resistor from OTW and SD to DVDD		32	22		kΩ	Min
V _{OL}	Low-level output voltage	I _O = 1 mA		0.4		V	Max

TYPICAL APPLICATION CONFIGURATION USED WITH TAS5026 PWM PROCESSOR



[†] Voltage suppressor diodes: 1SMA33CAT3

S0015-01

[‡] L_{PCB}: Track in the PCB (1 mm wide and 50 mm long)






Figure 1.




Figure 3.




Figure 2.





Figure 4.







THEORY OF OPERATION

POWER SUPPLIES

This power device requires only two power supply voltages: GVDD_x and PVDD_x.

GVDD_x is the gate drive supply for the device, which is usually supplied from an external 12-V power supply. GVDD_x is also connected to an internal LDR that regulates the GVDD_x voltage down to the logic power supply, 3.3 V, for the TAS5121I internal logic blocks. Each GVDD_x pin is decoupled to system ground by a 1- μ F capacitor.

PVDD_x is the H-bridge power supply. Two power pins are provided for each half-bridge due to the high current density. It is important to follow the circuit and PCB layout recommendations for the design of the PVDD_x connection. For component suggestions, see the *Typical Application Configuration Used With TAS5026 PWM Processor* section in this document. Following these recommendations is important because they influence key system parameters such as EMI, idle current, and audio performance.

When GVDD_x is applied, while RESET is held low, the error latches are cleared, SHUTDOWN is set high, and the outputs are held in a high-impedance state. The bootstrap (BST) capacitor is charged by the current path through the internal BST diode and external resistors placed on the PCB from each OUT_x pin to ground.

Ideally, PVDD_x is applied after GVDD_x. When GVDD_x and PVDD_x are applied, the TAS5121I is ready for operation. PWM input signals can then be applied any time during the power-on sequence, but they must be active and stable before RESET is set high.

Recommendations for Powering Up




Table 1 describes the input conditions and the output states of the device.

Table 1. Input/Output States

	INP	UTS		OUT	PUTS	CONDITION
RESET	PWM_AP	PWM_BP	SHUTDOWN	OUT_A	OUT_B	DESCRIPTION
Х	X	X	0	Hi-Z	Hi-Z	Shutdown
0	X	Х	1	Hi-Z	Hi-Z	Reset
1	0	0	1	GND	GND	
1	0	0	1	PVDD	PVDD	Normal
1	0	1	1	GND	PVDD	Normal
1	1	1	1	PVDD	PVDD	Reserved

After the previously mentioned conditions are met, the device output begins. If PWM_AP is equal to a high and PMW_BP is equal to a low, the high-side MOSFET in the A half-bridge of the output H-bridge conducts while the



THEORY OF OPERATION (continued)

low-side MOSFET in the A half-bridge is not conducting. Because the source of the high-side MOSFET is referenced to the drain of the low-side MOSFET, a bootstrapped capacitor is used to eliminate the need for additional high-voltage power supplies. Under this condition, the opposite is true for the B half-bridge of the output H-bridge. The low-side MOSFET in the B half-bridge conducts while the high-side MOSFET is not conducting; therefore, the load connected between the OUT_A and OUT_B pins has PVDD applied to it from the A side while ground is applied from the B side for the period of time PWM_AP is high and PWM_BP is low. Furthermore, when the PWM signals change to the condition where PWM_AP is low and PWM_BP is high, the opposite condition exists.

A constant high level is not permitted on the PWM inputs. This condition causes the BST capacitors to discharge and can cause device damage.

A digitally controlled dead-time circuit controls the transitions between the high-side and low-side MOSFETs to ensure that both devices in each half-bridge are not conducting simultaneously.

POWERING DOWN

For power down of the TAS5121I, an opposite approach is necessary. The RESET must be asserted LOW before the valid PWM signal is removed.

PRECAUTION

The TAS5121I must always start up in the high-impedance (Hi-Z) state. In this state, the BST capacitor is precharged by a resistor on each PWM output node to ground. See *Typical Application Configuration Used With TAS5026 PWM Processor*. This ensures that the TAS5121I is ready for receiving PWM pulses, indicating either HIGH- or LOW-side turnon after RESET is deasserted to the power stage.

With the following pulldown resistor and BST capacitor size, the BST charge time is:

- $C = 33 \text{ nF. } R = 4.7 \text{ k}\Omega$
- $R \times C \times 5 = 775.5 \,\mu s$

After GVDD has been applied, it takes approximately 800 µs to fully charge the BST capacitor. During this time, RESET must be kept low. After approximately 1 ms, the power-stage BST is charged and ready. RESET can now be released if the PWM modulator is ready and is streaming valid PWM signals to the device. Valid PWM signals are switching PWM signals with a frequency between 350-400 kHz. A constant HIGH level on PWM+ forces the high-side MOSFET ON until it eventually runs out of BST capacitor energy. Putting the device in this condition should be avoided.

In practice, this means that the DVDD-to-PWM processor (modulator) should be stable, and initialization should be completed before RESET is deasserted to the TAS5121I.

CONTROL I/O

SHUTDOWN PIN: SD

The SD pin functions as an output pin and is intended for protection-mode signaling to, for example, a controller or other front-end device. The pin is open-drain with an internal pullup to DVDD.

The logic output is, as shown in Table 2, a combination of the device state and RESET input.

Table 2. Error Indication

SD	RESET	DESCRIPTION		
0 0 Reserved				
0	1	Device in protection mode, i.e., UVP and/or OC and/or OT error		
1 ⁽¹⁾	1 ⁽¹⁾ 0 Device set high-impedance (Hi-Z), \$\overline{SD}\$ forced high			
1	1	Normal operation		

⁽¹⁾ SD is independent from RESET. This is desirable to maintain compatibility with some TI PWM modulators.



OVERTEMPERATURE WARNING PIN: OTW

The OTW pin gives a temperature warning signal when temperature exceeds the set limit, as shown in Table 3. The pin is of the open-drain type with an internal pullup to DVDD.

Table 3. OTW Temperature Indication

OTW	DESCRIPTION	
0	Junction temperature higher than 115°C	
1	1 Junction temperature lower than 115°C	

OVERALL REPORTING

The SD pin, together with the OTW pin, gives chip state information as described in Table 4.

Table 4. Error Signal Decoding

OTW	SD	DESCRIPTION	
0 Overtemperature error (OTE)			
0	1	Overtemperature warning (OTW)	
1	0	vercurrent (OC) or undervoltage (UVP) error	
1	1	Normal operation, no errors/warnings	

CHIP PROTECTION

The TAS5121I protection function is generally implemented in a closed-loop control system with, for example, a system controller. The TAS5121I contains three individual systems protecting the device against fault conditions. All of the error events result in the output stage being set in a high-impedance state (Hi-Z) for maximum protection of the device and connected equipment.

The device can be recovered by toggling RESET low and then high, after all errors are cleared. It is recommended that if the error persists, the device is held in reset until user intervention clears the error.

OVERCURRENT (OC) PROTECTION

The device has individual current protection on both high-side and low-side power-stage FETs. The OC protection works only with the demodulation filter present at the output. See *Filter Demodulation Design* in the *Application Information* section of this data sheet for design constraints.

OVERTEMPERATURE (OT) PROTECTION

A dual-temperature protection system asserts a warning signal when the device junction temperature exceeds 115°C and shuts down the device when the junction temperature exceeds 150°C. The OT protection circuit is shared by both half-bridges.

UNDERVOLTAGE PROTECTION (UVP)

Undervoltage lockout occurs when GVDD is insufficient for proper device operation. The UV protection system protects the device under fault power-up and power-down situations by shutting the device down. The UV protection circuits are shared by both half-bridges.

RESET FUNCTION

The reset has two functions:

- · Reset the power stage after a latched error event.
- Hard mute—when RESET is asserted, the power stage stops switching.

In protection modes where the reset input functions as the means to re-enable operation after an error event, the error latch is cleared on the falling edge of RESET, and normal operation is resumed on the rising edge of RESET.



PROTECTION MODE

LATCHED SHUTDOWN ON ALL ERRORS

In latched shutdown mode, all error situations result in a permanent shutdown (output stage Hi-Z). Re-enabling can be done by toggling the $\overline{\text{RESET}}$ pin.

MODE PINS SELECTION

The protection mode is selected by connecting M1/M2 to DREG or DGND according to Table 5.

Table 5. Protection Mode Selection

M1	M2	PROTECTION MODE			
0	0	Reserved			
0	1	Latched shutdown on all errors			
1	0	Reserved			
1	1	Reserved			

The output configuration mode is selected by connecting the M3 pin to DREG or DGND according to Table 6.

Table 6. Output Mode Selection

M3	OUTPUT MODE							
0	Bridge-tied load output stage (BTL)							
1	Reserved							



APPLICATION INFORMATION

DEMODULATION FILTER DESIGN

The TAS5121I amplifier outputs are driven by high-current DMOS transistors in an H-bridge configuration. These transistors are either off or fully on.

The result is a square-wave output signal with a duty cycle that is proportional to the amplitude of the audio signal. It is recommended that a second-order LC filter be used to recover the audio signal.




Figure 9. Demodulation Filter

The main purpose of the demodulation filter is to attenuate the high-frequency components of the output signals that are out of the audio band.

Design of the demodulation filter significantly affects the audio performance of the power amplifier. Therefore, to ensure proper operation of the OC protection circuit and meet the device THD+N specification, the selection of the inductors used in the output filter should be carefully considered. The rule is that the inductance should remain stable within the range of peak current seen at maximum output power and deliver approximately 5 μ H of inductance at 15 A.

If this rule is observed, the TAS5121I should not have distortion issues due to the output inductors. This prevents device damage due to overcurrent conditions because of inductor saturation in the output filter.

Another parameter to be considered is the idle current loss in the inductor. This can be measured or specified as inductor dissipation (D). The target specification for dissipation is less than 0.05. If this specification is not met, idle current increases.

In general, $10-\mu H$ inductors suffice for most applications. The frequency response of the amplifier is slightly altered by the change in output load resistance; however, unless tight control of frequency response is necessary (better than 0.5 dB), it is not necessary to deviate from $10 \mu H$.

The graphs in Figure 10 display the inductance-versus-current characteristics of two inductors that are suggested for use with the TAS5121I.



APPLICATION INFORMATION (continued)




Figure 10. Inductance Saturation

The selection of the capacitors that are placed from the output of each inductor to ground is simple. To complete the output filter, use a 1- μ F capacitor with a voltage rating at least twice the voltage applied to the output stage (PVDD x).

This capacitor should be a good quality polyester dielectric.

THERMAL INFORMATION

The following information is provided as an example.

The thermally enhanced package provided with the TAS5121I is designed to be interfaced directly to a heatsink using a thermal interface compound (for example, Wakefield Engineering type 126 thermal grease.) The heatsink then absorbs heat from the ICs and transfers it to the ambient air. If the heatsink is carefully designed, this process can reach equilibrium and heat can be continually removed from the ICs without device overtemperature shutdown. Because of the efficiency of the TAS5121I, heatsinks are smaller than those required for linear amplifiers of equivalent performance.

 $R_{\theta JA}$ is a system thermal resistance from junction to ambient air. As such, it is a system parameter with roughly the following components:

- R_{A,IC} (the thermal resistance from junction to case, or in this case the metal pad)
- · Heatsink compound thermal resistance
- Heatsink thermal resistance

The thermal grease thermal resistance can be calculated from the exposed pad area and the thermal grease manufacturer's area thermal resistance (expressed in °C-in²/W). The area thermal resistance of the example thermal grease with a 0.001-inch-thick layer is about 0.054 °C-in²/W. The approximate exposed pad area is as follows:

36-pin PSOP3 0.116 in²

Dividing the example thermal grease area resistance by the area of the pad gives the actual resistance through the thermal grease for the device:



APPLICATION INFORMATION (continued)

36-pin PSOP3 0.47 °C/W

The thermal resistance of thermally conductive pads is generally higher than a thin thermal grease layer. Thermal tape has an even higher thermal resistance and should not be used with this package.

Heatsink thermal resistance is generally predicted by the heatsink vendor, modeled using a continuous flow dynamics (CFD) model, or measured.

Thus, for a single monaural IC, the system $R_{\theta JA} = R_{\theta JC}$ + thermal grease resistance + heatsink resistance.

Table 7 indicates modeled parameters for one TAS5121I IC on a heatsink. The junction temperature is set at 110° C while delivering 70 W RMS into 4- Ω loads with no clipping. It is assumed that the thermal grease is about 0.001 inch thick (this is critical).

Table 7. Example of Thermal Simulation

	36-PIN PSOP3
Ambient temperature	25°C
Power to load	70 W
Delta T inside package	5.5°C
Delta T through thermal grease	3.2°C
Required heatsink thermal resistance	11.0°C/W
Junction temperature	110°C
System R _{θJA}	12.3°C/W
R _{0JA} * power dissipation	85°C
$R_{\theta JC}$	0.85°C/W

As an indication of the importance of keeping the thermal grease layer thin, if the thermal grease layer increases to 0.002 inches thick, the required heatsink thermal resistance increases to 5.2°C/W for the PSOP3 package.

REFERENCES

- 1. Digital Audio Measurements application report TI (SLAA114)
- 2. PowerPAD™ Thermally Enhanced Package technical brief TI (SLMA002)
- 3. System Design Considerations for True Digital Audio Power Amplifiers application report TI (SLAA117)
- 4. Voltage Spike Measurement Technique and Specification application note TI (SLEA025)





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	•	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
TAS5121IDKD	ACTIVE	HSSOP	DKD	36	29	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR	-40 to 85	TAS5121I	Samples
TAS5121IDKDE4	ACTIVE	HSSOP	DKD	36	29	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR	-40 to 85	TAS5121I	Samples
TAS5121IDKDR	ACTIVE	HSSOP	DKD	36	500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR	-40 to 85	TAS5121I	Samples
TAS5121IDKDRE4	ACTIVE	HSSOP	DKD	36	500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR	-40 to 85	TAS5121I	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.







11-Apr-2013

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Jun-2009


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS5121IDKDR	HSSOP	DKD	36	500	330.0	24.4	14.7	16.4	4.0	20.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Jun-2009




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TAS5121IDKDR	HSSOP	DKD	36	500	337.0	343.0	41.0	

DKD (R-PDSO-G36)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES: A. All lines

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.15mm.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- The package thermal performance is optimized for conductive cooling with attachment to an external heat sink.

PowerPAD is a trademark of Texas Instruments.



DKD (R-PDSO-G36)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters



DKD (R-PDSO-G36)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>