

TPS65911x Schematic Checklist

ABSTRACT

This application note for TPS65911x, a power companion device for application processors (see the device data sheet) lists the connection details for each pin. The ball details include a brief explanation of the function of each pin or signal and whether the signal is analog or digital. Use this information to check the connectivity for each ball on a system schematic.

In addition to this list, customers are advised to use the information in the data sheet, (TI literature number <u>SWCS046</u>).

NOTE: Customer must ensure that the power-up sequence for the application processor is met. This document does not cover the details of the power-up sequence for TPS65911 or the application processor. Refer to the device data sheet and the reference designs for the application processors for the correct power-up sequence requirements.

SmartReflex is a trademark of Texas Instruments.

1



Table 1. TPS65911x Schematic Checklist

Name BGA Type Pin		I/O ⁽¹⁾	Description	Recommended Connection ⁽²⁾	Not Used Features	
VDDIO	N7	Power	I	Digital I/Os supply	Connect to system I/O supply: an external I/O supply or I/O supply provided by TPS65911x (usually VIO).	N/A
SDA_SDI	M5	Digital	I/O	I ² C bidirectional data signal/serial peripheral interface data input (multiplexed)	1.2-k pullup to I/O supply	N/A
SCL_SCK	M4	Digital	I/O	I ² C bidirectional clock signal/serial peripheral interface clock input (multiplexed)	1.2-k pullup to I/O supply	N/A
SLEEP	F1	Digital	I	ACTIVE-to-SLEEP state transition control signal	Connected to processor control pin (that is, GPIO or any other low-power mode control pin)	GND
PWRHOLD	N1	Digital	I	Switch on, switch off control signal/GPI, mode defined in EEPROM	Switch-on, switch-off mode: Can be connected to an external signal for PMIC power-up/power- down control or If control is not required, then can be tied to VRTC	Floating (internal pulldown)
					GPI: Connect based on system requirement	Floating
PWRON	E4	Digital	I	External switch-on control (on button)	Push-button. PWRON transition low will power up PMIC	Floating (internal pullup)
NRESPWRON	H4	Digital	0	Power off reset	Connect to reset input of the processor or any other similar function to show device power up is complete	N/A
INT1	L3	Digital	0	Interrupt flag	Connect to the processor interrupt pin or a GPIO (optional)	Floating
NRESPWRON2	C7	Digital	O, OD	Second NRESPWRON output	Pullup to I/O supply	Floating
BOOT1	J5	Digital	I	Power-up sequence selection	Connect to VRTC for the EEPROM boot up sequence	N/A
CLK32KOUT	F4	Digital	0	32-kHz clock output	To processor 32K clock input	Floating
OSC32KIN	F8	Analog	I	32-kHz crystal oscillator	To crystal (if used)	Can be floating if using internal RC (defined in EEPROM)
OSC32KOUT	F7	Analog	I	32-kHz Crystal oscillator	To crystal (if used)	Can be floating if using internal RC (defined in EEPROM)
VREF	G8	Analog	0	Bandgap voltage	Connect to 0.1-µF capacitor to REFGND. Capacitor close to device	N/A
REFGND	G7	Analog	I/O	Reference ground	Connect to AGND (clean ground), same as 32K crystal GND	N/A
TESTV	B8	Analog	0	Analog test output (DFT)	Floating	Floating

(1) I = Input; O = Output; OD = Open Drain
(2) VBAT is the battery or any input source other than preregulation. The maximum level is 5.5 V.

2 TPS65911x Schematic Checklist



Table 1. TPS65911x Schematic Checklist (continued))
--	---

Name	BGA Pin	Туре	I/O ⁽¹⁾	Description	Recommended Connection ⁽²⁾	Not Used Features
VBACKUP	D7	Power	I	Backup battery input	Backup battery - supercap or rechargeable coincell	Connected to GND (preferred) or VCC7
VCC1	E1/F2/ F3	Power	I	VDD1 DC-DC power input	Connect to VBAT with a 10-µF capacitor	Connected to VCC7 or GND
GND1	C1/C2/ D3	Power	I/O	VDD1 DC-DC power ground	GND	GND
SW1	D2/D1/ E2	Power	0	VDD1 DC-DC switched output	Connected to a 2.2-µH inductor and a 10-µF capacitor to ground	Floating
VFB1	D4	Analog	I	VDD1 feedback voltage	Connected to a 2.2-µH inductor (other node that is away from the device)	GND or floating
VCC2	G2/G1	Power	I	VDD2 DC-DC power input	Connec to VBAT with a 10-µF capacitor	Connected to VCC7 or GND
GND2	J2/J1	Power	I/O	VDD2 DC-DC power ground	GND	GND
SW2	H2/H1	Power	0	VDD2 DC-DC switched output	Connected to a 2.2-µH inductor and a 10-µF capacitor to ground	Floating
VFB2	K2	Analog	I	VDD2 DC-DC feedback voltage	Connected to a 2.2-µH inductor (other node that is away from the device)	GND or floating
VCCIO	L7/L8	Power	I	VIO DC-DC power Input	Connec to VBAT with a 10-µF capacitor	Connected to VCC7 or GND
GNDIO	J7/J8	Power	I/O	VIO DC-DC power ground	GND	GND
SWIO	K8/K7	Power	0	VIO DC-DC switched output	Connected to a 2.2-µH inductor and a 10-µF capacitor to ground	Floating
VFBIO	H8	Analog	Ι	VIO feedback voltage	Connected to a 2.2-µH inductor (other node that is away from the device)	GND or floating
VCC3	N3	Power	I	LDO6, LDO7, and LDO8 power input	Connec to VBAT with a 4.7-µF capacitor Connec to VBAT with a 4.7-µF capacitor LD08 share this at input)	
LDO8	M1	Power	0	LDO regulator output	Connect to a 2.2-µF filter capacitor	Floating
LDO7	M3	Power	0	LDO regulator output	Connect to a 2.2-µF filter capacitor	Floating
LDO6	M2	Power	0	LDO regulator output	Connect to a 2.2-µF filter capacitor	Floating
VCC4	L1	Power	I	LDO5 power input	Connec to VBAT with a 4.7-µF capacitor	GND if LDO5 is not used
LDO5	K1	Power	0	LDO regulator output	Connect to a 2.2-µF filter capacitor	Floating
VCC5	D8	Power	Ι	LDO3 and LDO4 power input	Connec to VBAT with a 4.7-µF capacitor	GND if not used by LDO3 or LDO4
LDO3	E7	Power	0	LDO regulator output	Connect to a 2.2-µF filter capacitor Floating	
LDO4	C8	Power	0	LDO regulator output	Connect to a 2.2-µF filter capacitor Floating	
VRTC	B5	Power	0	LDO regulator output	2.2 μF to GND	N/A



Table 1. TPS65911x Schematic	Checklist ((continued)
------------------------------	-------------	-------------

Name	BGA Pin	Туре	I/O ⁽¹⁾	Description	Recommended Connection ⁽²⁾	Not Used Features
VCC6	N5	Power	I	LDO1 and LDO2 power input	3.6-V (maximum) input. Needs external input or preregulated output from TPS65911x	GND if LDO output is not used (LDO1 and LDO2)
LDO1	N6	Power	0	LDO regulator output	Connect to a 2.2-µF filter capacitor	Floating
LDO2	N4	Power	0	LDO regulator output	Connect to a 2.2-µF filter capacitor	Floating
VCC7	В6	Power	I	VRTC power input and analog references supply	SUDDIV MUST DE TIRST SUDDIV DROVIDED TOR	
AGND	H5/H6/ D6/E5/ E6/F5/ G4/J4/J 6/K3	Power	I/O	Analog ground	Analog ground AGND N	
AGND2	N8/J3/ M8	Power	I/O	Analog ground	AGND	N/A
DGND	B2/B1/ A1	Power	I/O	Digital ground	GND	N/A
EN2	M6	Digital	I/O	Enable for supplies/voltage scaling dedicated I ² C data	Processor I ² C for SmartReflex [™] control with external pullup to VIO or connected to GPIO for DC-DC/LDO control	Floating
EN1	M7	Digital	I/O	Enable for supplies/voltage scaling dedicated I ² C clock	Processor I ² C for SmartReflex control with external pullup to VIO or connected to GPIO for DC-DC/LDO control	Floating
GPIO0	L5	Digital	I/O	GPIO, push-pull/OD as output. Default: defined in EEPROM Connect to 120-kΩ PU to VDDIO (if configured as push-pull then pullup not required)		Floating
GPIO1	F6	Digital	I/O, OD	GPIO/LED1 output. Default: GPI	Depends on system. (If used as GPIO then 120- $k\Omega$ pullup is required.)	Floating
GPIO2	L2	Digital	I/O, OD	GPIO/DC-DC clock synchronization. Default: defined in EEPROM	Depends on system. (If used as GPIO then 120- $k\Omega$ pullup is required.)	Floating
GPIO3	B7	Digital	I/O, OD	GPIO/LED2 output. Default: GPI	Depends on system. (If used as GPIO then 120- $k\Omega$ pullup is required.)	Floating
GPIO4	H7	Digital	I/O, OD	GPIO. Default: GPI	Depends on system. (If used as GPIO then 120- $k\Omega$ pullup is required.)	Floating
GPIO5	G6	Digital	I/O, OD	GPIO. Default: GPI	Depends on system. (If used as GPIO then 120- $k\Omega$ pullup is required.)	Floating
GPIO6	G3	Digital	I/O; OD	GPIO. Default: defined in EEPROM	Depends on system. (If used as GPIO then 120- $k\Omega$ pullup is required.)	Floating
GPIO7	L4	Digital	I/O, OD	GPIO. Default: defined in EEPROM	Depends on system. (If used as GPIO then 120- $k\Omega$ pullup is required.)	Floating
GPIO8	K5	Digital	I/O, OD	GPIO. Default: GPI	Depends on system. (If used as GPIO then 120- $k\Omega$ pullup is required.)	Floating

4 TPS65911x Schematic Checklist



Table 1. TPS65911x Schematic	Checklist ((continued)
------------------------------	-------------	-------------

Name	BGA Pin	Туре	I/O ⁽¹⁾	Description	Recommended Connection ⁽²⁾	Not Used Features
PWRDN	N2	Analog	I	Reset input; that is, for thermal reset	Test point or optionally a jumper connected to GND for a reset. Can be floating on production platform.	Floating or based on implementation. That is, if PWRDN is active low in EEPROM then tie to VRTC to avoid device reset.
HDRST	L6	Digital	I	Cold reset	Test point or optionally a 3-pin test point to connect to GND and VRTC.	Floating
VCCS	E8	Analog	I/O	Input for two comparators	Main supply of TPS65911x or multiple-cell battery through resistive divider	N/A
VBST	A2	Analog	I	VDDCtrl, supply for high-side FET driver	See Figure 1 in the data sheet and the corresponding external components table.	Floating
DRVH	A3	Analog	0	VDDCtrl, high-side FET driver output		Floating
SW	A4	Analog	I	VDDCtrl, switch node		Floating
V5IN	A5	Power	I	VDDCtrl, 5-V input	5-V input	GND or VCC7
DRVL	A6	Analog	0	VDDCtrl, FET driver output	See Figure 1 in the data sheet and the corresponding external components table.	Floating
VOUT	B4	Analog	I	VDDCtrl, feedback input		GND
TRIP	B3	Analog	I	VDDCtrl, OCL detection threshold pin		GND
VFB	C5	Analog	I	VDDCtrl, slew rate control capacitance		GND or floating
PGOOD	C4	Analog	O, OD	VDDCtrl, internal signal, leave floating (controller trimming only)	Floating	Floating
GNDC	A8/A7	Power	I/O	VDDCtrl, controller gnd	GND	N/A
TRAN	C6	Analog	I	Internal functional pin, leave floating (controller trimming only)	Floating	Floating
EN	D5	Analog	I	Internal functional pin, leave floating	Floating	Floating

Revision History

The following table summarizes the TPS65911x Schematic Checklist versions.

Note: Numbering may vary from previous versions.

Version	Literature Number	Date	Notes
*	SWCA116	September 2011	See ⁽¹⁾
A	SWCA116A	December 2011	See ⁽²⁾
В	SWCA116B	December 2011	See ⁽³⁾
С	SWCA116C	October 2012	See ⁽⁴⁾

⁽¹⁾ TPS65911x Schematic Checklist, (SWCA116) - initial release.

(2) TPS65911x Schematic Checklist, (SWCA116A)"

add missing balls •

update VBĂCKUP not used features - changed connection from GND to VCC7

⁽³⁾ TPS65911x Schematic Checklist, (SWCA116B)"

 Update VBACKUP not used features - changed connection from VCC7 to GND (preferred) or VCC7 (4)

TPS65911x Schematic Checklist, (SWCA116C)"

• Fix revision B history error

6

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated