

## Stellaris® LM3S1C21 RevA2 Errata

This document contains known errata at the time of publication for the Stellaris LM3S1C21 microcontroller. The table below summarizes the errata and lists the affected revisions. See the data sheet for more details.

See also the ARM® Cortex™-M3 errata, ARM publication number PR326-PRDC-009450 v2.0.

**Table 1. Revision History**

Date	Revision	Description
October 2013	2.3	<ul style="list-style-type: none"> <li>■ Added issue "Chip select operation is not correct when using dual chip selects in Host Bus Continuous Read mode" on page 14.</li> <li>■ Added issue "Flash memory may be corrupted if programmed at system clock speeds above 50 MHz" on page 19.</li> <li>■ Added issue "iRDY timing in General-Purpose mode is not as specified in the data sheet" on page 23.</li> <li>■ Added issue "Simultaneous sampling on both ADC modules yields incorrect samples" on page 32.</li> <li>■ Added issue "Phase offset does not delay as expected if sample sequencers are not triggered at the same time" on page 32.</li> </ul>
October 2012	2.2	<ul style="list-style-type: none"> <li>■ Clarified issue "Debug interface is reset by any type of reset" on page 5.</li> <li>■ Added issue "JTAG state machine may advance after certain resets" on page 8.</li> <li>■ Added issue "Non-word-aligned write to SRAM can cause incorrect value to be loaded" on page 10.</li> <li>■ Added issue "Internal reset supervisors may not prevent incorrect device operation during power transitions" on page 11.</li> <li>■ Added issue "Watchdog clear mechanism described in the data sheet does not work for the Watchdog Timer 1 module" on page 28.</li> <li>■ Added issue "Watchdog Timer 1 module asserts reset signal even if not programmed to reset" on page 28.</li> <li>■ Added issue "WDTLOAD yields an incorrect value when read back" on page 29.</li> <li>■ Added issue "Digital comparator in last step of sequence does not trigger or interrupt" on page 30.</li> <li>■ Added issue "Digital comparator interrupts do not trigger or interrupt as expected" on page 30.</li> <li>■ Added issue "Missing trigger or interrupt when multiple sequences configured for processor trigger and different trigger" on page 31.</li> <li>■ Added issue "ADC sample sequencers priorities are different than expected" on page 31.</li> <li>■ Added issue "When UART LIN or SIR mode is enabled, μDMA burst transfer does not occur" on page 34.</li> <li>■ Added issue "UART transfers fail at certain system clock frequency and baud rate combinations" on page 34.</li> <li>■ Added issue "Freescale SPI Mode at low SSIClk frequencies can yield data corruption" on page 35.</li> <li>■ Added issue "First two ADC samples from the internal temperature sensor must be ignored" on page 35.</li> </ul>

Date	Revision	Description
June 2012	2.1	<ul style="list-style-type: none"> <li>Clarified how to read the date code on Stellaris devices.</li> </ul>
March 2011	2.0	<ul style="list-style-type: none"> <li>Removed issue "The Reset Cause register always reports POR regardless of reset type" as it does not affect this device.</li> <li>Added issue "The ROM_FlashProgram() function may not correctly program the Flash memory above 50 MHz" on page 17.</li> <li>Added issue "In Host-Bus 16 mode, only one byte select is asserted if only 8 bits are read" on page 21.</li> <li>Added issue "When non-blocking reads are pending, EPI accesses can cause the NBRFIFO counter to be incorrectly decremented" on page 22.</li> <li>Added issue "In General-Purpose mode, the framing signal is output regardless of the state of the FRMPIN bit" on page 22.</li> <li>Added issue "In General-Purpose mode, the maximum time to wait for the iRDY signal is derived from the system clock, not the EPI clock" on page 23.</li> </ul>
September 2011	1.9	<ul style="list-style-type: none"> <li>Started tracking revision history.</li> <li>Added issue "Boundary scan is not functional" on page 4.</li> <li>Added issue "The Reset Cause register always reports POR regardless of reset type".</li> <li>Added issue "At EPI clock speeds over 15 MHz, SDRAM initialization delay is not long enough" on page 21.</li> <li>Added issue "LIN mode Sync Break does not have the correct length" on page 33.</li> </ul>

Table 2. List of Errata

Erratum Number	Erratum Title	Module Affected	Revision(s) Affected
1.1	Boundary scan is not functional	JTAG	A2
2.1	Debug interface is reset by any type of reset	System Control	A2
2.2	JTAG state machine may advance after certain resets	System Control	A2
2.3	Non-word-aligned write to SRAM can cause incorrect value to be loaded	System Control	A2
2.4	Internal reset supervisors may not prevent incorrect device operation during power transitions	System Control	A2
2.5	Chip select operation is not correct when using dual chip selects in Host Bus Continuous Read mode	System Control	A2
3.1	VDD3ON mode may not be used	Hibernation Module	A2
3.2	The WRC bit in the Hibernation Control register is R/W	Hibernation Module	A2
3.3	Writes to Hibernation module registers may change the value of the RTC	Hibernation Module	A2
3.4	Hibernation Module 4.194304-MHz oscillator supports a limited range of crystal load capacitance values	Hibernation Module	A2
4.1	The ROM_FlashProgram() function may not correctly program the Flash memory above 50 MHz	ROM	A2

Erratum Number	Erratum Title	Module Affected	Revision(s) Affected
5.1	Deep-Sleep mode must not be used	Flash Memory	A2
5.2	Mass erase must not be used if Flash protection bits are used	Flash Memory	A2
5.3	Page erase or program must not be performed on a protected Flash page	Flash Memory	A2
5.4	Flash memory endurance cycle specification is 100 cycles	Flash Memory	A2
5.5	Flash memory may be corrupted if programmed at system clock speeds above 50 MHz	Flash Memory	A2
6.1	The $\mu$ DMA controller fails to generate capture mode DMA requests from Timer A in the Timer modules	$\mu$ DMA	A2
6.2	The $\mu$ DMA does not generate a completion interrupt when transferring to and from GPTM 2A and 2B	$\mu$ DMA	A2
7.1	PB1 has permanent internal pull-up resistance	GPIO	A2
8.1	At EPI clock speeds over 15 MHz, SDRAM initialization delay is not long enough	EPI	A2
8.2	In Host-Bus 16 mode, only one byte select is asserted if only 8 bits are read	EPI	A2
8.3	When non-blocking reads are pending, EPI accesses can cause the NBRFIFO counter to be incorrectly decremented	EPI	A2
8.4	In General-Purpose mode, the framing signal is output regardless of the state of the FRMPIN bit	EPI	A2
8.5	In General-Purpose mode, the read and write strobes are output regardless of the state of the RW bit	EPI	A2
8.6	In General-Purpose mode, the maximum time to wait for the iRDY signal is derived from the system clock, not the EPI clock	EPI	A2
8.7	iRDY timing in General-Purpose mode is not as specified in the data sheet	EPI	A2
9.1	The General-Purpose Timer match register does not function correctly in 32-bit mode	General-Purpose Timers	A2
9.2	A spurious DMA request is generated when the timer rolls over in Input-Edge Time mode	General-Purpose Timers	A2
9.3	A spurious DMA request is generated when the timer rolls over the 16-bit boundary	General-Purpose Timers	A2
9.4	The value of the prescaler register is not readable in Edge-Count mode	General-Purpose Timers	A2
9.5	ADC trigger and Wait-on-Trigger may assert when the timer is disabled	General-Purpose Timers	A2
9.6	Wait-on-Trigger does not assert unless the TnOTE bit is set	General-Purpose Timers	A2
9.7	Do not enable match and timeout interrupts in 16-bit PWM mode	General-Purpose Timers	A2
9.8	Do not use $\mu$ DMA with 16-bit PWM mode	General-Purpose Timers	A2
9.9	Writing the GPTMTnV register does not change the timer value when counting up	General-Purpose Timers	A2

Erratum Number	Erratum Title	Module Affected	Revision(s) Affected
9.10	The prescaler does not work correctly when counting up in periodic or one-shot mode	General-Purpose Timers	A2
9.11	Snapshot must be enabled in both Timer A and B when in 32-bit snapshot mode	General-Purpose Timers	A2
10.1	Watchdog clear mechanism described in the data sheet does not work for the Watchdog Timer 1 module	Watchdog Timers	A2
10.2	Watchdog Timer 1 module asserts reset signal even if not programmed to reset	Watchdog Timers	A2
10.3	WDTLOAD yields an incorrect value when read back	Watchdog Timers	A2
11.1	The encoding of the VREF field in the ADCCTL register is incorrect	ADC	A2
11.2	Retriggering a sample sequencer before it has completed the current sequence results in continuous sampling	ADC	A2
11.3	Digital comparator in last step of sequence does not trigger or interrupt	ADC	A2
11.4	Digital comparator interrupts do not trigger or interrupt as expected	ADC	A2
11.5	Missing trigger or interrupt when multiple sequences configured for processor trigger and different trigger	ADC	A2
11.6	ADC sample sequencers priorities are different than expected	ADC	A2
11.7	Simultaneous sampling on both ADC modules yields incorrect samples	ADC	A2
11.8	Phase offset does not delay as expected if sample sequencers are not triggered at the same time	ADC	A2
12.1	The RTRIS bit in the UARTRIS register is only set when the interrupt is enabled	UART	A2
12.2	LIN mode Sync Break does not have the correct length	UART	A2
12.3	When UART LIN or SIR mode is enabled, $\mu$ DMA burst transfer does not occur	UART	A2
12.4	UART transfers fail at certain system clock frequency and baud rate combinations	UART	A2
13.1	Freescall SPI Mode at low SSIClk frequencies can yield data corruption	SSI	A2
14.1	First two ADC samples from the internal temperature sensor must be ignored	Electrical Characteristics	A2

# 1 JTAG

## 1.1 Boundary scan is not functional

### Description:

The boundary scan is not functional on this device.

**Workaround:**

None.


**Silicon Revision Affected:**

A2

**Fixed:**

Fixed on devices with date codes of 1A (October, 2011) or later.

**Note:** To determine the date code of your part, look at the first two characters following the dash on the third line of the part markings (highlighted in red in the following figure). The first number after the dash indicates the last decimal digit of the year. The second character indicates the month. Therefore, the following example shows a date code of 9B which indicates November 2009.



## 2 System Control

### 2.1 Debug interface is reset by any type of reset

**Description:**

The Serial Wire JTAG Debug Port (SWJ-DP) is reset by any reset condition. Therefore, any access to a debugger is lost, including breakpoints, watchpoints, vector catch, and trace. These reset types include:

- Watchdog reset
- Brown-out reset
- Software reset
- Reset pin assertion
- Main oscillator fail

Normal operation of the device is not affected by the reset of the SWJ-DP, however, users should bear this functionality in mind during development and debugging of applications. If a debugger does a `SYSRESREQ`, or if the debugger is being used in a session and a system reset occurs due to one of the reset sources above, then the debugger loses its state, including breakpoints, watchpoints, vector catch, and trace. Most debuggers attempt a recovery, usually after reporting the error to the user. If the debugger is able to recover control, the state of the application at that time reflects that the code has been running from reset and has not stopped on any breakpoints. If the application has breakpoint instructions physically in the code, such as for system calls that run through the debugger, then the code will have entered the fault handlers.

**Workaround:**

Because some ARM debuggers expect to maintain connectivity when a system reset is requested, the `SYSRESREQ` bit in the **Application Interrupt and Reset Control (APINT)** register should not be used when using these debuggers; instead the `VECTRESET` bit, which only resets the core, should be used so that debug connectivity is uninterrupted. `VECTRESET` does not reset on-chip peripherals, which must be reset with specific reset operations.

When debugging code that requires a software reset, the `SYSRESREQ` software reset mechanism in the NVIC (which is used by the Stellaris Peripheral Driver Library `SysCtlReset()` and `ROM_SysCtlReset()` APIs) should not be used; instead, use the sequence of register writes with a `VECTRESET` in the NVIC as shown in the code below.

In addition, the ROM is mapped into address 0x0 during reset. The ROM code determines if boot loading is needed, and if not, transfers control to the normal application in Flash memory. As a result, the ROM is visible to the debugger on the reset entry. Debugging can be affected during Flash memory verification because the debugger compares the expected image with the ROM contents and not the Flash memory as intended. The disassembly shown to the user is also affected. To avoid these issues, debuggers must switch off the ROM mapping. However, if the debugger in use does not switch off the ROM, the user can either step through the first assembly instructions until the ROM gets remapped or write a 1 to the `BA` bit in the **ROM Control (ROMCTL)** register at location 0x400F.E0F0 using the debugger GUI, debugger command line, or debugger startup script.

Use of any reset source listed above other than software reset causes the debugger to lose connectivity.

```
//
// Disable processor interrupts.
//
IntMasterDisable();

//
// Disable the PLL and the system clock divider (this is a NOP if they are
// already disabled).
//
HWREG(SYSCTL_RCC) = ((HWREG(SYSCTL_RCC) & ~(SYSCTL_RCC_USESYSDIV)) |
                     SYSCTL_RCC_BYPASS);
HWREG(SYSCTL_RCC2) |= SYSCTL_RCC2_BYPASS2;

//
// Now, write RCC and RCC2 to their reset values.
//
HWREG(SYSCTL_RCC) = 0x078e3ad0 | (HWREG(SYSCTL_RCC) & SYSCTL_RCC_MOSCDIS);
HWREG(SYSCTL_RCC2) = 0x07806810;
HWREG(SYSCTL_RCC) = 0x078e3ad1;

//
// Reset the deep sleep clock configuration register.
//
HWREG(SYSCTL_DSLPCLKCFG) = 0x07800000;

//
// Reset the clock gating registers.
//
HWREG(SYSCTL_RCGC0) = 0x00000040;
HWREG(SYSCTL_RCGC1) = 0;
```

```
HWREG(SYSCTL_RCGC2) = 0;
HWREG(SYSCTL_SCGC0) = 0x00000040;
HWREG(SYSCTL_SCGC1) = 0;
HWREG(SYSCTL_SCGC2) = 0;
HWREG(SYSCTL_DCGC0) = 0x00000040;
HWREG(SYSCTL_DCGC1) = 0;
HWREG(SYSCTL_DCGC2) = 0;

//
// Reset the remaining SysCtl registers.
//
HWREG(SYSCTL_PBORCTL) = 0;
HWREG(SYSCTL_IMC) = 0;
HWREG(SYSCTL_GPIOHBCCTL) = 0;
HWREG(SYSCTL_MOSCCTL) = 0;
HWREG(SYSCTL_PIOSCCAL) = 0;
HWREG(SYSCTL_I2SMCLKCFG) = 0;

//
// Reset the peripherals.
//
HWREG(SYSCTL_SRCR0) = 0xffffffff;
HWREG(SYSCTL_SRCR1) = 0xffffffff;
HWREG(SYSCTL_SRCR2) = 0xffffffff;
HWREG(SYSCTL_SRCR0) = 0;
HWREG(SYSCTL_SRCR1) = 0;
HWREG(SYSCTL_SRCR2) = 0;

//
// Clear any pending SysCtl interrupts.
//
HWREG(SYSCTL_MISC) = 0xffffffff;

//
// Wait for any pending flash operations to complete.
//
while((HWREG(FLASH_FMC) & 0xffff) != 0)
{
}
while((HWREG(FLASH_FMC2) & 0xffff) != 0)
{
}

//
// Reset the flash controller registers.
//
HWREG(FLASH_FMA) = 0;
HWREG(FLASH_FCIM) = 0;
HWREG(FLASH_FCMISC) = 0xffffffff;
HWREG(FLASH_FWBVAL) = 0;

//
// Issue the core reset.
```

```
//  
HWREG(NVIC_APINT) = NVIC_APINT_VECTKEY | NVIC_APINT_VECT_RESET;
```

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 2.2 JTAG state machine may advance after certain resets

**Description:**

Due to an issue with the reset logic, the JTAG state machine may advance to a random state if one of the following resets occurs:

- Hardware Reset via the  $\overline{RST}$  pin
- Brown-Out Reset
- Software System Request Reset (using SYSRESREQ)
- Watchdog Reset
- MOSC Failure Reset

On most devices, these state transitions do not cause any noticeable problems. Some devices, however, eventually execute random JTAG instructions after multiple resets of the type listed above. Since some JTAG instructions can interfere with device operation, steps must be taken to avoid this behavior in a production environment.

In a development environment where a JTAG debugger is being used, this issue is likely to go unnoticed. Many JTAG debuggers pull TCK Low after establishing a connection with the device, which prevents the random state transitions from happening. Also, many JTAG debuggers reset the microcontroller using VECTRESET instead of SYSRESREQ, which also avoids the problem.

**Workaround:**

There are two workarounds, each with trade-offs:

- Connect TCK to GND through a 10-K resistor in the final board design. This avoids the problem completely but it causes the chip to draw a small amount of additional current, since the default pin configuration of TCK includes a weak internal pull-up resistor.
- Implement a software routine to explicitly reset the JTAG state machine after every system reset. This works for most cases, but it does not protect the ROM boot loader from erroneous JTAG instruction execution.

```
void  
ResetJTAGState(void)  
{  
    volatile unsigned char ucToggleCount, ucDelayCount;  
  
    //  
    // Enable GPIO port C  
    //
```



```

HWREG(SYSCTL_RCGC2) = SYSCTL_RCGC2_GPIOC;

//
// Dummy read to make sure GPIO port C has time to enable before we
// proceed.
//
ucToggleCount = HWREG(SYSCTL_RCGC2);

//
// Unlock the GPIOs on port C
//
HWREG(GPIO_PORTC_BASE + GPIO_O_LOCK) = GPIO_LOCK_KEY_DD;
HWREG(GPIO_PORTC_BASE + GPIO_O_CR) = 0x01;

//
// "Toggle" TCK at least 5 times while TMS remains high. We're relying on a
// digitally disabled pin to feed a "zero" into the JTAG module, and we're
// also relying on an external pull-up to feed us our "one". To be extra
// conservative, let's try 10 toggles.
//
for(ucToggleCount = 0; ucToggleCount < 10; ucToggleCount++)
{
    //
    // Turn off the digital enable for PC0
    //
    HWREG(GPIO_PORTC_BASE + GPIO_O_DEN) &= ~(0x01);

    //
    // Delay a little to make sure the signal propagates through the JTAG
    // state machine (make sure these delays do not get optimized out by
    // the compiler).
    //
    for(ucDelayCount=0; ucDelayCount<100; ucDelayCount++)
    {
    }

    //
    // Turn on the digital enable for PC0
    //
    HWREG(GPIO_PORTC_BASE + GPIO_O_DEN) |= 0x01;

    //
    // Delay a little
    //
    for(ucDelayCount=0; ucDelayCount<100; ucDelayCount++)
    {
    }
}
}

```

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 2.3 Non-word-aligned write to SRAM can cause incorrect value to be loaded

**Description:**

If a word-aligned value is loaded from an SRAM location into a core register, then altered by storing a byte or halfword at an unaligned offset, the altered word-aligned value is not correctly indicated when loaded into a core register. The loaded value from the SRAM location into a core register reflects the original value, not the modified value.

The following assembly sequence causes the altered value loaded into a core register to not load the correct value, even though the correct value is visible in the SRAM memory location.

```
//
// Load a word-aligned value from an SRAM location into a
// core register (such as R0)
//
LDR      R0, [SP, #+0];

//
// Store byte or halfword from the core register to
// the SRAM location at a non-word-aligned offset
//
STRB     R0, [SP, #+1];
OR
STRB     R0, [SP, #+2];
OR
STRB     R0, [SP, #+3];
OR
STRH     R0, [SP, #+1];

//
// Load the same word-aligned value of the same SRAM location
// into a core register (such as R0)
//
LDR      R0, [SP, #+0];
```

This assembly sequence causes erroneous values only if these three instructions are executed in this order. However, the three instructions do not have to be consecutive, which means that other instructions can be placed in between the first and the second instructions, or the second and the third instructions, and the false value still occurs. Other instructions include, but are not limited to, branches in Flash, accesses to non-SRAM locations such as peripherals, and writes to other SRAM locations.

Pointers, structures, and unions are common C code methods that can be found in user code that may generate this assembly sequence and, therefore, result in incorrect values for variables. If using interrupts, it is possible to continue the assembly sequence in the interrupt handler, which could also return incorrect data.

For more information about this erratum as well as C code examples that may generate this assembly sequence, refer to the document, *Non-Word-Aligned Write to SRAM Additional Information* (SPMA047).

**Workaround:**

The type of compiler and optimization settings used in your application affects whether the problematic assembly code is generated from your user code. Each compiler behaves a little differently with respect to this erratum. The behavior for each compiler is not guaranteed due to the large number of compiler and tool version combinations.

At the assembly level, loading a volatile 32-bit-aligned word value from a different address in SRAM after storing and before loading in the assembly instruction sequence yields a correct value. A dummy SRAM load of a volatile 32-bit-aligned word from a different SRAM memory location should be inserted after the second assembly instruction (storing a byte or halfword from the core register to the desired SRAM location at a non-word-aligned offset) and before the third assembly instruction (loading the same word-aligned value of the desired SRAM location into a core register). This also means that a dummy SRAM load of a volatile 32-bit-aligned word from a different SRAM memory location should also be placed at the beginning of any interrupt routine, in case the third assembly instruction is executed before leaving the handler.

For more information about this erratum as well as C code examples that may generate this assembly sequence, refer to the document, *Non-Word-Aligned Write to SRAM Additional Information* (SPMA047).

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 2.4 Internal reset supervisors may not prevent incorrect device operation during power transitions

**Description:**

This microcontroller incorporates internal Power-On Reset (POR) and Brown-Out Reset (BOR) supervisors to ensure that code only executes when power to the device is within specification. However, gaps in the voltage and timing thresholds of the internal supervisors result in a risk of incorrect operation during VDD power transitions.

Unexpected operation may occur that can include brief execution of random sections of user code including ROM functions and random instructions, as well as incorrect power-up initialization. The uncontrolled brief execution of random instructions may result in the undesired erasing or writing of non-volatile memories and GPIO state changes. There is also the possibility that the device may be left in a state where it does not operate correctly until a clean power cycle has been completed.

The Power-On Reset gap occurs because the supervisor can release internal state machine operation as soon as 6.0 ms after the VDD supply reaches 1.9 V. If VDD is still below the minimum operating voltage of 3.0 V after 6.0 ms, the power-up state machine may not function correctly, resulting in the effects described above. The  $\overline{\text{RST}}$  pin of the device has no effect on the initialization state machine, therefore, a complete power-cycle is required to restore the initialization state machine.

The Brown-Out Reset threshold ( $V_{\text{BTH}}$ ) gap occurs because the brown-out supervisor has a threshold as low as 2.85 V, which is less than the minimum operating voltage on VDD, and also because it can take several microseconds to respond. BOR gaps can be encountered after power up, during steady state operation power-on, if the VDD rail has glitches, and also during power-down.

**Workaround:**

After initial power-up, any processor operation with VDD below 3.0 V may result in unexpected code execution resulting in the effects described above. The processor must be halted or the  $\overline{\text{RST}}$  signal must be driven Low prior to VDD dropping below 3.0 V and stay in that state until VDD is above 3.0 V.

If VDD falls below 2.1 V, it must continue to fall until it reaches 1.5 V. VDD must stay below 1.5 V for at least 36  $\mu\text{s}$  to ensure that a POR is triggered correctly. Additionally, the VDD power-up time between 1.9 V and 3.0 V must be at most 6.0 ms. If VDD falls below 3.0 V but stays above 2.1 V, it is not necessary for the voltage to continue falling below 2.1 V. VDD can come back up to 3.0 V without any additional timing requirements.

The system designer must ensure they meet the requirements listed below for power-up, steady state, and power-down:

1. The VDD power-up, steady state, and power-down waveform meets the timing requirements shown in Figure 1 on page 13.
2. The power-up transition of VDD between 1.9 V and 3.0 V must not have any points where it decreases in voltage (must be monotonic).
3. The power-down transition of VDD between 3.0 V and 1.5 V must not have any points where it increases in voltage (must be monotonic).
4. Once steady-state operation between 3.0 V and 3.6 V is achieved,  $\overline{\text{RST}}$  must go Low or the CPU execution must be halted prior to VDD falling below 3.0 V.
5. The **Brown-Out Reset Control (PBORCTL)** register must be set so that a brown-out event causes a reset.

Depending on the system environment requirement, items 3, 4, and 5 in the above list may be met by using a voltage supervisor, such as the TLV803M, to monitor a higher voltage rail from which the VDD supply is regulated. Figure 2 on page 13 shows this implementation with a voltage supervisor monitoring the 5-V rail and a voltage trip point of 4.38 V. A voltage supervisor with a lower voltage trip point can be used to monitor the VDD (3.3-V) rail, however this supervisor must assert reset before VDD reaches 3.0 V. Regardless of the implemented voltage supervisor circuit, the system designer must ensure that there is enough time to assert  $\overline{\text{RST}}$  Low prior to VDD falling below 3.0 V. Figure 3 on page 14 shows the resulting waveform of the circuit shown in Figure 2 on page 13.

Figure 1. VDD Waveform Signature Limits




Figure 2. Using a Voltage Supervisor to Monitor the Voltage Rail





Figure 3. Resulting Waveform Using the Voltage Supervisor Circuit

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 2.5 Chip select operation is not correct when using dual chip selects in Host Bus Continuous Read mode

**Description:**

Chip select operation for the first read is not correct when the EPI module is in Host Bus mode and is configured to use dual chip selects (the `CSCFG` field in the **EPIHBnCFG2** register is 0x2) and Continuous Read mode (the `MODE` field in the **EPIHBnCFG** register is 0x2). When accessing a memory region assigned to one chip select, the other chip select is asserted first along with the RD strobe. This incorrect chip select is de-asserted before the next EPI clock edge and the correct chip select is asserted on that EPI clock edge. The RD strobe remains asserted, but the number of cycles that it is asserted includes the time that it is asserted with the incorrect chip select.


For example, if the RD strobe is programmed to be asserted for two clocks (the `RDWS` field in the **EPIHBnCFG** register is 0x0), the signal is asserted for one clock cycle with the incorrect chip select and one clock cycle with the correct chip select. As long as the width of the RD strobe is adjusted for this one clock difference, data is read correctly in this mode. Figure 4 on page 15 shows the read and chip select timing of this example when accessing a memory region assigned to CS0n.

Subsequent reads while the OE signal is asserted operate as expected.

**Workaround:**

Use a value in the `RDWS` field in the `EPIHBnCFG` register that is 1 more than required for the peripheral in the system.

For example, if the peripheral requires a read strobe that is 4 EPI clocks wide, set the `MODE` field to be 0x2 (6 clocks) to account for the 1 clock difference in the strobe width.

**Figure 4. Chip Selects****Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 3 Hibernation Module

### 3.1 VDD3ON mode may not be used

**Description:**

The VDD3ON mode may not be used.

**Workaround:**

None. Do not use the VDD3ON mode to enter hibernation.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

### 3.2 The WRC bit in the Hibernation Control register is R/W

**Description:**

The `WRC` bit in the **Hibernation Control (HIBCTL)** register can be written. This bit should be a read-only bit.

**Workaround:**

Wait until the `WRC` bit is set before writing to the **HIBCTL** register. Always use a read-modify-write sequence when writing to the register to avoid changing the state of the `WRC` bit. Changing the value of the `WRC` bit can cause improper operation.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

### 3.3 Writes to Hibernation module registers may change the value of the RTC

**Description:**

If the Hibernation module's RTC counter is active, any write to certain Hibernation module registers that occurs while the RTC counter is changing from the current value to the next can cause corruption of the RTC counter stored in the **HIBRTCC** register. Registers affected are: **HIBRTCC**, **HIBRTCM0**, **HIBRTCM1**, **HIBRTCLD**, **HIBRTCT**, and **HIBDATA**.

**Workaround:**

The user application must guarantee that writes to the affected Hibernation module registers cannot occur on the RTC counter boundary. Any initial configuration of the affected Hibernation module registers must be done before enabling the RTC counter.

There are two ways to update affected Hibernation Module registers after initial configuration:

1. Use the Hibernation RTC match interrupt to perform writes to the affected Hibernation module registers. Assuming the interrupt is guaranteed to be serviced within 1 second, this technique provides a mechanism for the application to know that the RTC update event has occurred and that it is safe to write data to the affected Hibernation module registers. This method is useful for applications that don't require many writes to Hibernation module registers.
2. Set up a secondary time-keeping resource to indicate when it is safe to perform writes to the affected Hibernation module registers. For example, use a general purpose timer in combination with the Hibernation RTC match interrupt. In this scenario, the RTC match interrupt is used to both update the match register value and enable the general purpose timer in one-shot mode. The timer must be configured to have a maximum time-out period of less than 1 second. In this configuration, a global variable is used to indicate that it is safe to perform writes to the affected Hibernation module registers. When the one-shot timer times out, the timer interrupt updates the global variable to indicate that writes are no longer safe. This procedure is repeated on every RTC match interrupt.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.



### 3.4 Hibernation Module 4.194304-MHz oscillator supports a limited range of crystal load capacitance values

#### Description:

For some 4.194304-MHz crystals, the manufacturer-recommended crystal value may be outside of the capabilities of the Hibernation module oscillator. If the crystal manufacturer's recommended load capacitance is used, the hibernation oscillator may fail to start.

For a parallel-resonant oscillator circuit, the total load capacitance  $C_L$  (as specified by the manufacturer) is calculated as follows:

$$C_L = (C_1 * C_2) / (C_1 + C_2) + C_S$$

Due to the workaround,  $C_1$  and  $C_2$  are limited to 20 pF. Using 3 pF for stray capacitance ( $C_S$ ), the formula above shows that a crystal with  $C_L$  of 13 pF is the highest value supported due to this errata. Refer to the crystal datasheet to determine which crystals have an acceptable load capacitance ( $C_L$ ) range.

#### Workaround:

Use load capacitors of 20 pF or less (18 pF is typical). Note that for some crystals, this value may pull the oscillator frequency slightly away from the crystal manufacturer's specified accuracy. Your crystal manufacturer can provide this information.

Alternatively, use an external 32.768-kHz oscillator as the source for the Hibernation module clock.

#### Silicon Revision Affected:

A2

#### Fixed:

Not yet fixed.

## 4 ROM

### 4.1 The ROM\_FlashProgram() function may not correctly program the Flash memory above 50 MHz

#### Description:

The ROM\_FlashProgram() function may not correctly program the Flash memory when the system clock is above 50 MHz. As a result, the ROM boot loader may not function at system clock speeds above 50 MHz.

#### Workaround:

When using the ROM\_FlashProgram() function, ensure that the system clock frequency is no higher than 50 MHz or load the StellarisWare version of FlashProgram() into Flash memory and use that version of the function. When invoking the ROM boot loader, do not use system clock frequencies above 50 MHz.

#### Silicon Revision Affected:

A2

**Fixed:**

Not yet fixed.

## 5 Flash Memory

### 5.1 Deep-Sleep mode must not be used

**Description:**

Deep-sleep mode must not be used.

**Workaround:**

Use Sleep or Hibernation mode.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

### 5.2 Mass erase must not be used if Flash protection bits are used

**Description:**

The mass erase function using the `MERASE` bit in the **Flash Memory Control (FMC)** register must not be used in systems that clear any of the **Flash Memory Protection Program Enable n (FMPPE<sub>n</sub>)** bits. For Rev A1 and A2 devices, mass erase can be used as long as none of the **FMPPE<sub>n</sub>** bits are cleared.

**Workaround:**

Erase Flash memory with the page erase function using the `ERASE` bit in the **FMC** register instead of the mass erase function.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

### 5.3 Page erase or program must not be performed on a protected Flash page

**Description:**

The erase function using the `ERASE` bit in the **Flash Memory Control (FMC)** register and the program function using the `WRITE` bit in the **FMC** register or the `WRBUF` bit in the **FMC2** register must not be used in systems that clear the bit in **FMPPE<sub>n</sub>** that corresponds to that page of Flash. For Rev A1 and A2 devices, erase and program can be used as long as neither of the corresponding **FMPPE<sub>n</sub>** bits are cleared.

**Workaround:**

Only erase and program memory that is not protected by the corresponding **FMPPEn** bits.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 5.4 Flash memory endurance cycle specification is 100 cycles

**Description:**

The Flash memory endurance cycle specification (maximum program/erase cycles) is 100 cycles. Failure to adhere to the maximum number of program/erase cycles could result in corruption of the Flash memory contents and/or permanent damage to the device.

**Workaround:**

None. Because the failure mechanism is a function of the third-party Flash memory technology used in this device, there is no workaround. This third-party Flash memory technology is used only in the affected 130-nm Stellaris products and will not be used in any future devices. All other Stellaris products use Flash memory technology that exceeds industry quality and endurance cycle standards.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 5.5 Flash memory may be corrupted if programmed at system clock speeds above 50 MHz

**Description:**

Flash memory may occasionally be corrupted during programming if the system clock speed is above 50 MHz.

**Workaround:**

Always program Flash memory with system clock speeds of 50 MHz and below. In addition, it is always a good practice to verify that programming was successful by comparing the Flash memory contents with the expected contents.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 6 **μDMA**

### 6.1 **The μDMA controller fails to generate capture mode DMA requests from Timer A in the Timer modules**

**Description:**

The μDMA controller fails to generate DMA requests from Timer A in the General-Purpose Timer modules when in the Event Count and Event Time modes.

**Workaround:**

Use Timer B.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

### 6.2 **The μDMA does not generate a completion interrupt when transferring to and from GPTM 2A and 2B**

**Description:**

The μDMA module does not generate a completion interrupt on the Timer 2 interrupt vector when transferring data to and from Timers 2A and 2B. The μDMA can successfully transfer data to and from Timers 2A and 2B; however, there is no interrupt to indicate that the transfer is complete.

**Workaround:**

If a completion interrupt is required, use an alternate GPTM.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 7 **GPIO**

### 7.1 **PB1 has permanent internal pull-up resistance**

**Description:**

Regardless of its configuration (GPIO or alternate digital function), PB1 has a maximum internal pull-up resistance of 800 ohms that turns on when the voltage on the pin is approximately 1.2 V. Due to this internal resistance, up to 3 mA of current may be sourced during the transition from 1.2 V to 3.3 V.

**Workaround:**

When this pin is configured as an input, the external circuit must drive with an impedance less than or equal to 300 Ω to provide enough drive strength to over-drive the internal pull-up and achieve

the necessary  $V_{IL}$  voltage level. Ensure that the driver can sink the temporary current. In addition, do not use PB1 in open-drain mode.

if this pin is configured as an output, be aware that if the output was driven high and a non-POR reset occurs, the output may be driven high after reset unless it has a 300- $\Omega$  resistor on it. Once the pin is configured as an output, the pin drives the programmed level.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 8 EPI

### 8.1 At EPI clock speeds over 15 MHz, SDRAM initialization delay is not long enough

**Description:**

After enabling the EPI SDRAM interface via the **EPISDRAMCFG** register, the EPI SDRAM controller should hold off any SDRAM accesses for 100  $\mu$ s. When an EPI clock speed greater than 15 MHz is used, it is possible for an access to start before the 100  $\mu$ s has elapsed.

**Workaround:**

After enabling the EPI SDRAM interface in the **EPISDRAMCFG** register, wait 100  $\mu$ s before performing any accesses to SDRAM.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

### 8.2 In Host-Bus 16 mode, only one byte select is asserted if only 8 bits are read

**Description:**

When reading from most 16-bit memories in Host-Bus 16 mode, both byte selects should be asserted for every access, even if only 8 bits are being read. The EPI controller only asserts the byte select for the required 8 bits, violating this specification.

**Workaround:**

For standard memory configurations, the memory operation proceeds normally. Although this behavior violates the memory specifications, the EPI reads the proper data from memory.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

### **8.3 When non-blocking reads are pending, EPI accesses can cause the NBRFIFO counter to be incorrectly decremented**

**Description:**

When non-blocking reads are pending and the MCU performs a blocking read or a write from any EPI address with bits [11:4] equal to 0x07 or 0x08, the NBRFIFO counter is incorrectly decremented.

**Workaround:**

When a non-blocking read operation has been initiated, wait for the completion interrupt before performing any additional CPU or  $\mu$ DMA accesses to or from the EPI registers or the EPI memory space.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

### **8.4 In General-Purpose mode, the framing signal is output regardless of the state of the FRMPIN bit**

**Description:**

In General-Purpose mode, the `FRMPIN` bit in the **EPI General-Purpose Configuration (EPIGPCFG)** register should control whether or not the framing signal, `FRAME`, is output on `EPIS030`. However, the `FRAME` signal is output regardless of the state of the `FRMPIN` bit.

**Workaround:**

If the `FRMPIN` signal is not required, configure the port pin to an alternate function or a GPIO.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

### **8.5 In General-Purpose mode, the read and write strobes are output regardless of the state of the RW bit**

**Description:**

In General-Purpose mode, the `RW` bit in the **EPI General-Purpose Configuration (EPIGPCFG)** register should control whether or not the read and write strobes, `RD` and `WR`, are output on `EPIS029` and `EPIS028`. However, the `RD` and `WR` signals are output regardless of the state of the `RW` bit.

**Workaround:**

If the read and write strobes are not required, configure the port pins to an alternate function or GPIOs.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 8.6 In General-Purpose mode, the maximum time to wait for the iRDY signal is derived from the system clock, not the EPI clock

**Description:**

In General-Purpose mode, the `MAXWAIT` field in the **EPI General-Purpose Configuration (EPIGPCFG)** register specifies the number of EPI clocks to wait for the iRDY signal to be deasserted. However, the hardware counts system clocks and not EPI clocks, so the wait may be shorter than expected.

**Workaround:**

Adjust the `MAXWAIT` configuration to account for the difference in frequency between the system clock and the EPI clock.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 8.7 iRDY timing in General-Purpose mode is not as specified in the data sheet


**Description:**

The data sheet specifies that ready input (iRDY) is sampled on the falling edge of the EPI clock, when it is actually sampled on the rising edge of system clock when configured for General-Purpose mode. The iRDY signal may be seen earlier than expected.

**Workaround:**

If trying to stall the address phase, this is not an issue. When trying to stall the data phase, you must ensure that iRDY is not deasserted until after the next rising edge of EPICLK. If iRDY misses the set up for the next rising system clock edge, it will be captured on the subsequent rising system clock edge.

For example, if the system clock frequency is configured for 80 MHz (12.5 ns period) and the EPI clock frequency is configured for 40 MHz (25 ns period), there is a 2.5 ns window  $((25 \text{ ns} - 12.5 \text{ ns}) - 10 \text{ ns})$ , where 10 ns is the iRDY assertion or deassertion set up time (TRDYSU) where the iRDY signal may be asserted. Figure 5 on page 24 shows where iRDY is actually sampled when trying to stall the data phase. iRDY should be deasserted after the next falling edge of EPICLK. iRDY could be erroneously sampled high if it is deasserted at the dotted line.

**Figure 5. iRDY Timing****Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 9 General-Purpose Timers

### 9.1 The General-Purpose Timer match register does not function correctly in 32-bit mode

**Description:**

The **GPTM Timer A Match (GPTMTAMATCHR)** register triggers a match interrupt and a DMA request, if enabled, when the lower 16 bits match, regardless of the value of the upper 16 bits.

**Workaround:**

None.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.



## 9.2 A spurious DMA request is generated when the timer rolls over in Input-Edge Time mode

### Description:

When the timer is in Input-Edge Time mode and rolls over after the terminal count, a spurious DMA request is generated.

### Workaround:

Either ignore the spurious interrupt, or capture the edge time into a buffer via DMA, then the spurious interrupt can be detected by noting that the captured value is the same as the previous capture value.

### Silicon Revision Affected:

A2

### Fixed:

Not yet fixed.

## 9.3 A spurious DMA request is generated when the timer rolls over the 16-bit boundary

### Description:

When the timer is in 32-bit periodic or one-shot mode and is enabled to generate periodic DMA requests, a spurious DMA request is generated when the timer rolls past 0x0000FFFF.

### Workaround:

Only use DMA with a 16-bit periodic timer.

### Silicon Revision Affected:

A2

### Fixed:

Not yet fixed.

## 9.4 The value of the prescaler register is not readable in Edge-Count mode

### Description:

In Edge-Count mode, the prescaler is used as an 8-bit high order extension to the 16-bit counter. When reading the **GPTM Timer n (GPTMTnR)** register as a 32-bit value, the bits [23:16] always contain the initial value of the **GPTM Timer n Prescale (GPTMTnPR)** register, that is, the "load" value of the 8-bit extension.

### Workaround:

None.

### Silicon Revision Affected:

A2

**Fixed:**

Not yet fixed.

## 9.5 **ADC trigger and Wait-on-Trigger may assert when the timer is disabled**

**Description:**

If the value in the **GPTM Timer n Match (GPTMTnMATCHR)** register is equal to the value of the timer counter and the **TnOTE** bit in the **GPTM Control (GPTMCTL)** register is set, enabling the ADC trigger, the trigger fires even when the timer is disabled (the **TnEN** bit in the **GPTMCTL** register is clear). Similarly, if the value in the **GPTMTnMATCHR** register is equal to the value of the timer counter and the **TnWOT** bit in the **GPTM Timer n Mode (GPTMTnMR)** register is set, enabling the Wait-on-Trigger mode, the trigger fires even when the timer is disabled.

**Workaround:**

Enable the timer before setting the **TnOTE** bit. Also, for the Wait-on-Trigger mode, ensure that the timers are configured in the order in which they will be triggered.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 9.6 **Wait-on-Trigger does not assert unless the TnOTE bit is set**

**Description:**

Wait-on-Trigger does not assert unless the **TnOTE** bit is set in the **GPTMCTL** register.

**Workaround:**

If the **TnWOT** bit in the **GPTM Timer n Mode (GPTMTnMR)** register is set, enabling the Wait-on-Trigger mode, the **TnOTE** bit must also be set in the **GPTMCTL** register in order for the Wait-on-Trigger to fire. Note that when the **TnOTE** bit is set, the ADC trigger is also enabled.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 9.7 **Do not enable match and timeout interrupts in 16-bit PWM mode**

**Description:**

16-bit PWM mode generates match and timeout interrupts in the same manner as periodic mode.

**Workaround:**

Ensure that any unwanted interrupts are masked in the **GPTMTnMR** and **GPTMIMR** registers.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 9.8 Do not use $\mu$ DMA with 16-bit PWM mode

**Description:**

16-bit PWM mode generates match and timeout  $\mu$ DMA triggers in the same manner as periodic mode.

**Workaround:**

Do not use  $\mu$ DMA to transfer data when the timer is in 16-bit PWM mode.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 9.9 Writing the GPTMTnV register does not change the timer value when counting up

**Description:**

When counting up, writes to the **GPTM Timer n Value (GPTMTnV)** register do not change the timer value.

**Workaround:**

None.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 9.10 The prescaler does not work correctly when counting up in periodic or one-shot mode

**Description:**

When counting up, the prescaler does not work correctly in 16-bit periodic or snap-shot mode.

**Workaround:**

Do not use the prescaler when counting up in 16-bit periodic or snap-shot mode.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 9.11 Snapshot must be enabled in both Timer A and B when in 32-bit snapshot mode

**Description:**

When a periodic snapshot occurs in 32-bit periodic mode, only the lower 16-bit are stored into the **GPTM Timer A (GPTMTAR)** register.

**Workaround:**

If both the **TASNAPS** and **TBSNAPS** bits are set in the **GPTM Timer A Mode (GPTMTAMR)** register, the entire 32-bit snapshot value is stored in the **GPTMTAR** register.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 10 Watchdog Timers

### 10.1 Watchdog clear mechanism described in the data sheet does not work for the Watchdog Timer 1 module

**Description:**

Periodically reloading the count value into the **Watchdog Timer Load (WDTLOAD)** register of the Watchdog Timer 1 module will not restart the count, as specified in the data sheet.

**Workaround:**

Disable the Watchdog Timer 1 module before reprogramming the counter. Alternatively, clear the watchdog interrupt status periodically outside of the interrupt handler by writing any value to the **Watchdog Interrupt Clear (WDTICR)** register.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

### 10.2 Watchdog Timer 1 module asserts reset signal even if not programmed to reset

**Description:**

Even if the reset signal is not enabled (the **RESEN** bit of the **Watchdog Control (WDTCTL)** register is clear), the Watchdog Timer 1 module will assert a reset signal to the system when the time-out value is reached for a second time.

**Workaround:**

Clear the Watchdog Timer 1 interrupt once the time-out value is reached for the first time by writing any value to the **Watchdog Interrupt Clear (WDTICR)** register.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 10.3 WDTLOAD yields an incorrect value when read back

**Description:**

If the Watchdog Timer 1 module is enabled and configured to run off the PIOSC, writes to the **Watchdog Load (WDTLOAD)** register yield an incorrect value when read back.

**Workaround:**

None.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 11 ADC

### 11.1 The encoding of the VREF field in the ADCCTL register is incorrect

**Description:**

The encoding of the `VREF` field in the **ADC Control (ADCCTL)** register is incorrect.

**Workaround:**

Use `VREF = 0x3` to select the external voltage reference `VREFA`. Use `VREF = 0x1` to select the external voltage reference `VREFA/3`.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

### 11.2 Retriggering a sample sequencer before it has completed the current sequence results in continuous sampling

**Description:**

Re-triggering a sample sequencer before it has completed its programmed conversion sequence causes the sample sequencer to continuously sample. If interrupts have been enabled, interrupts

are generated at the appropriate place in the sample sequence. This problem only occurs when the new trigger is the same type as the current trigger.

**Workaround:**

Ensure that a sample sequence has completed before triggering a new sequence using the same type of trigger.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 11.3 Digital comparator in last step of sequence does not trigger or interrupt

**Description:**

If a digital comparator that is expected to trigger or interrupt is configured for the last step of a sample sequence with sequence trigger TRIGGER\_PROCESSOR, TRIGGER\_COMPn, TRIGGER\_EXTERNAL, TRIGGER\_TIMER, or TRIGGER\_PWMn, the trigger or interrupt does not occur. These sequence trigger parameters should not be used when using a sample sequencer configured with only one step and a digital comparator that is expected to trigger or interrupt.

**Note:** Sample Sequencer 3 can only be configured for a total of one step.

**Workaround:**

If an extra sequence step is available in a sample sequencer, a dummy sequence step and a dummy digital comparator can be configured as the last step in the sample sequencer.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 11.4 Digital comparator interrupts do not trigger or interrupt as expected

**Description:**

The digital comparator configured for the ADC sample sequence step (n+1) is triggered if the voltage on the AINx input specified for step (n) meets the conditions that trigger the digital comparator for step (n+1). In this case, the conversion results are sent to the digital comparator specified by step (n+1).

**Workaround:**

Adjust user code or hardware to account for the fact that the voltage seen at the AINx input specified for sequence step (n) will be handled by sequence step (n+1)'s digital comparator using sequence step (n+1)'s configurations.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 11.5 Missing trigger or interrupt when multiple sequences configured for processor trigger and different trigger

**Description:**

If a sample sequence is configured to trigger or interrupt using a processor event and a different, consecutive sample sequence is configured to trigger or interrupt using any other event, the interrupt or trigger for the processor-triggered sample sequence will occasionally not occur, even if the processor-triggered sample sequence is configured with a higher priority.

**Workaround:**

None.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 11.6 ADC sample sequencers priorities are different than expected

**Description:**

If sample sequencer 2 (SS2) and sample sequencer 3 (SS3) have been triggered, and sample sequencer 0 (SS0) and sample sequencer 1 (SS1) have not been triggered or have already been triggered, the priority control logic compares the priorities of SS1 and SS2 rather than SS2 and SS3. For example, if SS1's priority is the highest (such as 0) and SS3's priority is higher than SS2's priority (such as SS3 = 1, SS2 = 2), SS2 is incorrectly selected to initiate the sampling conversion after SS1. If SS1's priority is the lowest (such as 3) and SS3's priority is lower than SS2's (such as SS3 = 2, SS2 = 1), SS3 is incorrectly selected as the next sample sequencer, then SS2, then SS1.

**Workaround:**

If only three of the four ADC sample sequencers are needed, SS0 and SS1 can be used with either SS2 or SS3. This ensures that the execution order is as expected. If all four ADC sample sequencers are needed, the highest priority conversions should be programmed into SS0 and SS1. The sequences programmed into SS2 and SS3 occur, but not necessarily in the programmed priority order.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 11.7 Simultaneous sampling on both ADC modules yields incorrect samples

### Description:

The input impedance of the analog input channel is altered if both ADC modules are used to sample the same pin at the same time. The altered input impedance results in incorrect samples.

### Workaround:

Avoid incorrect samples by performing one of the following:

- Configure the ADC modules to sample at different times.
- Wait twice as long for the sample to settle.
- Halve the input impedance.

### Silicon Revision Affected:

A2

### Fixed:

Not yet fixed.

## 11.8 Phase offset does not delay as expected if sample sequencers are not triggered at the same time

### Description:

The phase difference set in the **ADC Sample Phase Control (ADCSPC)** register does not reference the same starting point in time if the sequencers are configured for a phase offset and are not triggered at the same time.

### Workaround:

Use the same trigger to ensure that the sample sequencers will trigger at the same time. If using processor trigger and both ADC modules with phase offset, use the **GSYNC** and **SYNCWAIT** bits in the **ADC Processor Sample Sequence Initiate (ADCPSSI)** register to ensure that the trigger occurs simultaneously. The phase offsets will not align if triggering using Trigger Always mode.

### Silicon Revision Affected:

A2

### Fixed:

Not yet fixed.



## 12 UART

### 12.1 The RTRIS bit in the UARTRIS register is only set when the interrupt is enabled

**Description:**

The **RTRIS** (UART Receive Time-Out Raw Interrupt Status) bit in the **UART Raw Interrupt Status (UARTRIS)** register should be set when a receive time out occurs, regardless of the state of the **RTIM** enable bit in the **UART Interrupt Mask (UARTIM)** register. However, currently the **RTIM** bit must be set in order for the **RTRIS** bit to be set when a receive time out occurs.

**Workaround:**

For applications that require polled operation, the **RTIM** bit can be set while the UART interrupt is disabled in the NVIC using the `IntDisable(n)` function in the StellarisWare Peripheral Driver Library, where *n* is 21, 22, or 49 depending on whether UART0, UART1 or UART2 is used. With this configuration, software can poll the **RTRIS** bit, but the interrupt is not reported to the NVIC.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

### 12.2 LIN mode Sync Break does not have the correct length

**Description:**

When operating as a LIN master, the microcontroller provides a Sync Break of the length that is programmed in the **BLN** field in the **UART LIN Control (UARTLCTL)** register. However, the actual Sync Break length is 1 less than what is programmed in the **BLN** field as shown in Table 3 on page 33.

**Table 3. SyncBreak Length**

BLN Encoding	Data Sheet Value	Actual Value
0x0	13T bits	12T bits
0x1	14T bits	13T bits
0x2	15T bits	14T bits
0x3	16T bits	15T bits

**Workaround:**

Adjust the **BLN** encoding to correspond to the actual Sync Break required.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 12.3 When UART LIN or SIR mode is enabled, $\mu$ DMA burst transfer does not occur

### Description:

If the LIN or the IrDA Serial Infrared (SIR) mode is enabled in the UART peripheral and the  $\mu$ DMA UARTn RX or UARTn TX channel is configured to do a burst transfer, the burst data transfer does not occur.

### Workaround:

Clear the `SETn` bit in the **DMA Channel Useburst Set (DMAUSEBURSTSET)** register to have the  $\mu$ DMA UART channel respond to single or burst requests to ensure that the data transfer occurs.

### Silicon Revision Affected:

A2

### Fixed:

Not yet fixed.

## 12.4 UART transfers fail at certain system clock frequency and baud rate combinations

### Description:

UART data transfers using the `TXRIS` and `RXRIS` interrupt bits and FIFOs fail for certain combinations of the system clock frequency and baud rate.

System Clock Freq [MHz]	32	24	16	10	8	5	4	2	1
Failing Baud Rate [bps]	<460800	<460800	<230400	<460800	<115200	<230400	<57600	<38400	<19200

### Workaround:

Use a system clock frequency above 32MHz if using the UART with the raw interrupt status bits or use  $\mu$ DMA UART data transfers instead of the `TXRIS` and `RXRIS` bits. When using  $\mu$ DMA UART data transfers, there are no system clock frequency and baud rate conflicts.

### Silicon Revision Affected:

A2

### Fixed:

Not yet fixed.

## 13 SSI

### 13.1 Freescale SPI Mode at low SSIClk frequencies can yield data corruption

**Description:**

Data transmitted by the SPI slave may be corrupted when using Freescale SPI Mode 0 at an SSIClk frequency between 0.5 MHz to 1.1 MHz and a system clock frequency of 33 MHz or lower.

**Workaround:**

Operate the Freescale SPI Mode 0 at an SSIClk frequency above 1.1 MHz and use a system clock frequency above 33 MHz or use a different mode.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

## 14 Electrical Characteristics

### 14.1 First two ADC samples from the internal temperature sensor must be ignored

**Description:**

The analog source resistance ( $R_s$ ) to the ADC from the internal temperature sensor exceeds the specified amount of 500 $\Omega$ . This causes a settling time requirement that is longer than the sampling interval to the converter.

**Workaround:**

Three consecutive samples from the same channel must be taken to accurately sample the internal temperature sensor using the ADC. The first two consecutive samples should be discarded and the third sample can be kept. These consecutive samples cannot be interrupted by sampling another channel.

**Silicon Revision Affected:**

A2

**Fixed:**

Not yet fixed.

---

Copyright © 2008-2013 Texas Instruments Incorporated All rights reserved. Stellaris and StellarisWare are registered trademarks of Texas Instruments Incorporated. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Texas Instruments Incorporated  
108 Wild Basin, Suite 350  
Austin, TX 78746

<http://www.ti.com/lm3s>

<http://www-k.ext.ti.com/sc/technical-support/customer-support-centers.htm>



**TEXAS  
INSTRUMENTS**



**Cortex**  
Intelligent Processors by ARM®

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)