

## Stellaris® LM3S6432 RevA2 Errata

This document contains known errata at the time of publication for the Stellaris LM3S6432 microcontroller. The table below summarizes the errata and lists the affected revisions. See the data sheet for more details.

See also the ARM® Cortex™-M3 errata, ARM publication number PR326-PRDC-009450 v2.0.

**Table 1. Revision History**

Date	Revision	Description
August 2011	3.0	<ul style="list-style-type: none"> <li>Added issue "Standard R-C network cannot be used on <math>\overline{RST}</math> to extend POR timing" on page 6.</li> <li>Added issue "Writes to Hibernation module registers may change the value of the RTC" on page 8.</li> <li>Clarified issue "General-purpose timer 16-bit Edge Count or Edge Time mode does not load reload value" on page 10 to include Edge-Time mode.</li> <li>Added issue "Retriggering a sample sequencer before it has completed the current sequence results in continuous sampling" on page 12.</li> </ul>
September 2010	2.10	<ul style="list-style-type: none"> <li>Minor edits and clarifications.</li> </ul>
July 2010	2.9	<ul style="list-style-type: none"> <li>Added issue "The RTRIS bit in the UARTRIS register is only set when the interrupt is enabled" on page 12.</li> </ul>
June 2010	2.8	<ul style="list-style-type: none"> <li>Added issue "External reset does not reset the XTAL to PLL Translation (PLLCFG) register" on page 5.</li> </ul>
May 2010	2.7	<ul style="list-style-type: none"> <li>Minor edits and clarifications.</li> </ul>
April 2010	2.6	<ul style="list-style-type: none"> <li>Minor edits and clarifications.</li> </ul>
April 2010	2.5	<ul style="list-style-type: none"> <li>Removed issue "Setting Bit 7 in I2C Master Timer Period (I2CMTPR) register may have unexpected results". The data sheet description has changed such that this is no longer necessary.</li> <li>Minor edits and clarifications.</li> </ul>
February 2010	2.4	<ul style="list-style-type: none"> <li>Added issue "The General-Purpose Timer match register does not function correctly in 32-bit mode" on page 11.</li> <li>Added issue "Setting Bit 7 in I2C Master Timer Period (I2CMTPR) register may have unexpected results".</li> </ul>
Jan 2010	2.3	<ul style="list-style-type: none"> <li>"Hard Fault possible when waking from Sleep or Deep-Sleep modes and Cortex-M3 Debug Access Port (DAP) is enabled" has been removed and the content added to the LM3S6432 data sheet.</li> <li>"Ethernet number of Packets decremented early" has been removed and the content added to the LM3S6432 data sheet.</li> </ul>
Dec 2009	2.2	Started tracking revision history.

Table 2. List of Errata

Erratum Number	Erratum Title	Module Affected	Revision(s) Affected
1.1	JTAG pins do not have internal pull-ups enabled at power-on reset	JTAG and Serial Wire Debug	A2
1.2	JTAG INTEST instruction does not work	JTAG and Serial Wire Debug	A2
2.1	Clock source incorrect when waking up from Deep-Sleep mode in some configurations	System Control	A2
2.2	PLL may not function properly at default LDO setting	System Control	A2
2.3	I/O buffer 5-V tolerance issue	System Control	A2
2.4	PLL Runs Fast When Using a 3.6864-MHz Crystal	System Control	A2
2.5	External reset does not reset the XTAL to PLL Translation (PLLCFG) register	System Control	A2
2.6	Standard R-C network cannot be used on $\overline{\text{RST}}$ to extend POR timing	System Control	A2
3.1	Hibernation module low VBAT detection does not work as expected	Hibernation Module	A2
3.2	Performing a system-wide reset also resets the Hibernation module and all of its registers	Hibernation Module	A2
3.3	Hibernation module may have higher current draw than specified in data sheet under certain conditions	Hibernation Module	A2
3.4	Hibernation module returns from the Hibernation state to the Wake state regardless of the status of the VDD supply to the microcontroller	Hibernation Module	A2
3.5	Certain Hibernation module register writes cause RTC Counter register inaccuracy	Hibernation Module	A2
3.6	Hibernation module state retention registers may corrupt after Wake sequence	Hibernation Module	A2
3.7	Writes to Hibernation module registers may change the value of the RTC	Hibernation Module	A2
4.1	GPIO input pin latches in the Low state if pad type is open drain	GPIO	A2
4.2	GPIO pins may glitch during power supply ramp up	GPIO	A2
5.1	General-purpose timer Edge Count mode count error when timer is disabled	General-Purpose Timers	A2
5.2	General-purpose timer 16-bit Edge Count or Edge Time mode does not load reload value	General-Purpose Timers	A2
5.3	The General-Purpose Timer match register does not function correctly in 32-bit mode	General-Purpose Timers	A2
6.1	Use of "Always" triggering for ADC Sample Sequencer 3 does not work	ADC	A2
6.2	Incorrect behavior with timer ADC triggering when another timer is used in 32-bit mode	ADC	A2
6.3	ADC hardware averaging produces erroneous results in differential mode	ADC	A2

Erratum Number	Erratum Title	Module Affected	Revision(s) Affected
6.4	Retriggering a sample sequencer before it has completed the current sequence results in continuous sampling	ADC	A2
7.1	The RTRIS bit in the UARTRIS register is only set when the interrupt is enabled	UART	A2
8.1	PWM pulses cannot be smaller than dead-band time	PWM	A2
8.2	PWM interrupt clear misses in some instances	PWM	A2
8.3	PWM generation is incorrect with extreme duty cycles	PWM	A2
8.4	PWMINTEN register bit does not function correctly	PWM	A2
8.5	Sync of PWM does not trigger "zero" action	PWM	A2
8.6	PWM "zero" action occurs when the PWM module is disabled	PWM	A2

# 1 JTAG and Serial Wire Debug

## 1.1 JTAG pins do not have internal pull-ups enabled at power-on reset

### Description:

Following a power-on reset, the JTAG pins  $\overline{\text{TRST}}$ , TCK, TMS, TDI, and TDO (PB7 and PC[3:0]) do not have internal pull-ups enabled. Consequently, if these pins are not driven from the board, two things may happen:

- The JTAG port may be held in reset and communication with a four-pin JTAG-based debugger may be intermittent or impossible.
- The receivers may draw excess current.

### Workaround:

There are a number of workarounds for this problem, varying in complexity and impact:

1. Add external pull-up resistors to all of the affected pins. This workaround solves both issues of JTAG connectivity and current consumption.
2. Add an external pull-up resistor to  $\overline{\text{TRST}}$ . Firmware should enable the internal pull-ups on the affected pins by setting the appropriate PUE bits of the appropriate **GPIO Pull-Up Select (GPIOPUR)** registers as early in the reset handler as possible. This workaround addresses the issue of JTAG connectivity, but does not address the current consumption other than to limit the affected period (from power-on reset to code execution).
3. Pull-ups on the JTAG pins are unnecessary for code loaded via the SWD interface or via the serial boot loader. Loaded firmware should enable the internal pull-ups on the affected pins by setting the appropriate PUE bits of the appropriate **GPIOPUR** registers as early in the reset handler as possible. This method does not address the current consumption other than to limit the affected period (from power-on reset to code execution).

### Silicon Revision Affected:

A2

## 1.2 JTAG INTEST instruction does not work

**Description:**

The JTAG INTEST (Boundary Scan) instruction does not properly capture data.

**Workaround:**

None.

**Silicon Revision Affected:**

A2

## 2 System Control

### 2.1 Clock source incorrect when waking up from Deep-Sleep mode in some configurations

**Description:**

In some clocking configurations, the core prematurely starts executing code before the main oscillator (MOSC) has stabilized after waking up from Deep-Sleep mode. This situation can cause undesirable behavior for operations that are frequency dependent, such as UART communication.

This issue occurs if the system is configured to run off the main oscillator, with the PLL bypassed and the `DSOCSRC` field of the **Deep-Sleep Clock Configuration (DSLPCCLKCFG)** register set to use the internal 12-MHz oscillator, 30-KHz internal oscillator, or 32-KHz external oscillator. When the system is triggered to wake up, the core should wait for the main oscillator to stabilize before starting to execute code. Instead, the core starts executing code while being clocked from the deep-sleep clock source set in the **DSLPCCLKCFG** register. When the main oscillator stabilizes, the clock to the core is properly switched to run from the main oscillator.

**Workaround:**

Run the system off of the main oscillator (MOSC) with the PLL enabled. In this mode, the clocks are switched at the proper time.

If the main oscillator must be used to clock the system without the PLL, a simple wait loop at the beginning of the interrupt handler for the wake-up event should be used to stall the frequency-dependent operation until the main oscillator has stabilized.

**Silicon Revision Affected:**

A2

### 2.2 PLL may not function properly at default LDO setting

**Description:**

In designs that enable and use the PLL module, unstable device behavior may occur with the LDO set at its default of 2.5 volts or below (minimum of 2.25 volts). Designs that do not use the PLL module are not affected.

**Workaround:**

Prior to enabling the PLL module, it is recommended that the default LDO voltage setting of 2.5 V be adjusted to 2.75 V using the **LDO Power Control (LDOPCTL)** register.

**Silicon Revision Affected:**

A2

**2.3 I/O buffer 5-V tolerance issue****Description:**

GPIO buffers are not 5-V tolerant when used in open-drain mode. Pulling up the open-drain pin above 4 V results in high current draw.

**Workaround:**

When configuring a pin as open drain, limit any pull-up resistor connections to the 3.3-V power rail.

**Silicon Revision Affected:**

A2

**2.4 PLL Runs Fast When Using a 3.6864-MHz Crystal****Description:**

If the PLL is enabled, and a 3.6864-MHz crystal is used, the PLL runs 4% fast.

**Workaround:**

Use a different crystal whose frequency is one of the other allowed crystal frequencies (see the values shown for the `XTAL` bit in the **RCC** register).

**Silicon Revision Affected:**

A2

**2.5 External reset does not reset the XTAL to PLL Translation (PLLCFG) register****Description:**

Performing an external reset (anything but power-on reset) reconfigures the `XTAL` field in the **Run-Mode Clock Configuration (RCC)** register to the 6 MHz setting, but does not reset the **XTAL to PLL Translation (PLLCFG)** register to the 6 MHz setting.

Consider the following sequence:

1. Performing a power-on reset results in `XTAL` = 6 MHz and **PLLCFG** = 6 MHz
2. Write an 8 MHz value to the `XTAL` field results in `XTAL` = 8 MHz and **PLLCFG** = 8 MHz
3.  $\overline{\text{RST}}$  asserted results in `XTAL` = 6 MHz and **PLLCFG** = 8 MHz

In the last step, **PLLCFG** was not reset to its 6MHz setting. If this step is followed by enabling the PLL to run from an attached 6-MHz crystal, the PLL then operates at 300MHz instead of 400MHz. Subsequently configuring the `XTAL` field with the 8 MHz setting does not change the setting of **PLLCFG**.

**Workaround:**

Set `XTAL` in **PLLCFG** to an incorrect value, and then to the desired value. The second change updates the register correctly. Do not enable the PLL until after the second change.

**Silicon Revision Affected:**

A2

## 2.6 Standard R-C network cannot be used on $\overline{\text{RST}}$ to extend POR timing

**Description:**

The standard R-C network on  $\overline{\text{RST}}$  does not work to extend POR timing beyond the 10 ms on-chip POR. Instead of following the standard capacitor charging curve,  $\overline{\text{RST}}$  jumps straight to 3 V at power on. The capacitor is fully charged by current out of the  $\overline{\text{RST}}$  pin and does not extend or filter the power-on condition. As a result, the reset input is not extended beyond the POR.

**Workaround:**

Add a diode to block the output current from  $\overline{\text{RST}}$ . This helps to extend the  $\overline{\text{RST}}$  pulse, but also means that the R-C is not as effective as a noise filter.

**Silicon Revision Affected:**

A2

## 3 Hibernation Module

### 3.1 Hibernation module low VBAT detection does not work as expected

**Description:**

The Hibernation module is designed to detect a low  $V_{\text{BAT}}$  condition. This feature is enabled by setting the **LOWBATEN** bit in the **Hibernation Control (HIBCTL)** register. When enabled, the low  $V_{\text{BAT}}$  detection incorrectly detects a low  $V_{\text{BAT}}$  condition at 3.15 V. This is supposed to trigger a low  $V_{\text{BAT}}$  condition at 2.35 V.

**Workaround:**

This feature should not be used and must be disabled by clearing the **LOWBATEN** bit in the **HIBCTL** register. The battery voltage can be sensed using a hardware workaround by wiring an analog comparator input pin to the battery and setting the comparator reference pin voltage to the desired detection trip level.

**Silicon Revision Affected:**

A2

### 3.2 Performing a system-wide reset also resets the Hibernation module and all of its registers

**Description:**

Performing a system-wide reset by asserting the  $\overline{\text{RST}}$  pin, encountering a Brown-Out Reset, or setting the **SYSRESETREQ** bit in the ARM Cortex-M3 Application Interrupt and Reset Control register also incorrectly causes the Hibernation module to be reset. All of the Hibernation module registers are reset, including the battery-backed **Hibernation Data (HIBDATA)** and the **Hibernation RTC Counter (HIBRTCC)** registers.

**Workaround:**

None.

**Silicon Revision Affected:**

A2

**3.3 Hibernation module may have higher current draw than specified in data sheet under certain conditions****Description:**

If a battery voltage is applied to the  $V_{BAT}$  power pin prior to power being applied to the  $V_{DD}$  power pins of the device, the current draw from the  $V_{BAT}$  pin is greater than expected. The current may be as high as 1.6 mA instead of the data sheet specified 17  $\mu$ A. The condition exists until power is applied to the  $V_{DD}$  pin. Once the  $V_{DD}$  pin has been powered, the  $V_{BAT}$  current draw functions as expected. The  $V_{DD}$  pin can then be powered up and down as required and the  $V_{BAT}$  pin current specification is maintained.

**Workaround:**

The  $V_{BAT}$  pin higher-than-specified current draw condition can be avoided if the microcontroller's  $V_{DD}$  power pins are powered on prior to the time a battery voltage is initially applied to the  $V_{BAT}$  pin.

**Silicon Revision Affected:**

A2

**3.4 Hibernation module returns from the Hibernation state to the Wake state regardless of the status of the VDD supply to the microcontroller****Description:**

When the Hibernation module is in Hibernation mode and receives an event to initiate a wake-up (assertion of the  $\overline{WAKE}$  pin, RTC match, or low-battery detect), the  $\overline{HIB}$  signal is de-asserted, enabling the external regulator to provide  $V_{DD}$  to the device. The device then performs a Power-On Reset (POR) and the software can query the **Hibernation Raw Interrupt Status (HIBRIS)** register to determine if a hibernation wake occurred.

If the regulator does not have a power source, or for some reason  $V_{DD}$  is not immediately applied to the device when the  $\overline{HIB}$  signal is de-asserted, the Hibernation module still exits from its Hibernation state to its Wake state, but the device is not able to perform its POR sequence. If power is then restored to the regulator (providing  $V_{DD}$  to the device), the device executes a POR, however, the state of the Hibernation module is incorrectly reset, and all of the registers within the Hibernation module, including the **Hibernation RTC Counter (HIBRTCC)** and **Hibernation Data (HIBDATA)** registers are set to their reset state.

**Workaround:**

Always ensure that power is available to the regulator controlled by the  $\overline{HIB}$  signal when the  $\overline{HIB}$  signal is de-asserted during a wake event.

**Silicon Revision Affected:**

A2

### 3.5 Certain Hibernation module register writes cause RTC Counter register inaccuracy

#### Description:

The Hibernation module contains a **Hibernation RTC Counter (HIBRTCC)** register that keeps an accumulated running one-second count. This register is updated from an internal, 32-KHz counter which is not visible to the user. As this counter value rolls over, it provides a tick count once per second to the **HIBRTCC** register. Register writes to the **Hibernation RTC Match (HIBRTCM0, HIBRTCM1)** registers, the **Hibernation RTC Trim (HIBRTCT)** register, or the **Hibernation Data (HIBDATA)** register cause the 32-KHz counter to reset to its start value. The result is that the **HIBRTCC** register value loses accuracy each time one of these Hibernation registers is written because the 32-KHz counter is reset in the midst of its one-second count window, effectively delaying the **HIBRTCC** register counter value from its ideal value.

#### Workaround:

To minimize the amount of introduced error, the application can write to the affected registers immediately after the RTC rolls over. The RTC rollover can be detected by polling the RTC value in the **HIBRTCC** register and waiting for it to change. If the application writes to the affected registers with a predictable and repeatable pattern, then the **HIBRTCT** register can be used to compensate for introduced error.

#### Silicon Revision Affected:

A2

### 3.6 Hibernation module state retention registers may corrupt after Wake sequence

#### Description:

When transitioning from a Hibernate condition to a Wake-up state, the **Hibernation Control (HIBCTL)** register and **Hibernation Interrupt Mask (HIBIM)** register values may occasionally become corrupted. This situation occurs after a wake-up event caused by an RTC match condition or an external signal asserting the WAKE pin of the device.

#### Workaround:

Software should mirror the data in the **HIBCTL** and **HIBIM** registers to the **Hibernation Data (HIBDATA)** register before initiating a Hibernation sequence. Immediately upon returning from the Hibernation state to the Wake-up state, software should write the data mirrored from the **HIBDATA** registers back into the **HIBCTL** and **HIBIM** registers.

#### Silicon Revision Affected:

A2

### 3.7 Writes to Hibernation module registers may change the value of the RTC

#### Description:

If the Hibernation module's RTC counter is active, any write to certain Hibernation module registers that occurs while the RTC counter is changing from the current value to the next can cause corruption of the RTC counter stored in the **HIBRTCC** register. Registers affected are: **HIBRTCC**, **HIBRTCM0**, **HIBRTCM1**, **HIBRTCLD**, **HIBRTCT**, and **HIBDATA**.



**Workaround:**

The user application must guarantee that writes to the affected Hibernation module registers cannot occur on the RTC counter boundary. Any initial configuration of the affected Hibernation module registers must be done before enabling the RTC counter.

There are two ways to update affected Hibernation Module registers after initial configuration:

1. Use the Hibernation RTC match interrupt to perform writes to the affected Hibernation module registers. Assuming the interrupt is guaranteed to be serviced within 1 second, this technique provides a mechanism for the application to know that the RTC update event has occurred and that it is safe to write data to the affected Hibernation module registers. This method is useful for applications that don't require many writes to Hibernation module registers.
2. Set up a secondary time-keeping resource to indicate when it is safe to perform writes to the affected Hibernation module registers. For example, use a general purpose timer in combination with the Hibernation RTC match interrupt. In this scenario, the RTC match interrupt is used to both update the match register value and enable the general purpose timer in one-shot mode. The timer must be configured to have a maximum time-out period of less than 1 second. In this configuration, a global variable is used to indicate that it is safe to perform writes to the affected Hibernation module registers. When the one-shot timer times out, the timer interrupt updates the global variable to indicate that writes are no longer safe. This procedure is repeated on every RTC match interrupt.

**Silicon Revision Affected:**

A2

## 4 GPIO

### 4.1 GPIO input pin latches in the Low state if pad type is open drain

**Description:**

GPIO pins function normally if configured as inputs and the open-drain configuration is disabled. If open drain is enabled while the pin is configured as an input using the **GPIO Alternate Function Select (GPIOAFSEL)**, **GPIO Open Drain Select (GPIOODR)**, and **GPIO Direction (GPIODIR)** registers, then the pin latches Low and excessive current (into pin) results if an attempt is made to drive the pin High. The open-drain device is not controllable.

A GPIO pin is not normally configured as open drain and as an input at the same time. A user may want to do this when driving a signal out of a GPIO open-drain pad while configuring the pad as an input to read data on the same pin being driven by an external device. Bit-banging a bidirectional, open-drain bus (for example, I<sup>2</sup>C) is an example.

**Workaround:**

If a user wants to read the state of a GPIO pin on a bidirectional bus that is configured as an open-drain output, the user must first disable the open-drain configuration and then change the direction of the pin to an input. This precaution ensures that the pin is never configured as an input and open drain at the same time.

A second workaround is to use two GPIO pins connected to the same bus signal. The first GPIO pin is configured as an open-drain output, and the second is configured as a standard input. This way the open-drain output can control the state of the signal and the input pin allows the user to read the state of the signal without causing the latch-up condition.

**Silicon Revision Affected:**

A2

## 4.2 GPIO pins may glitch during power supply ramp up

**Description:**

Upon completing a POR (power on reset) sequence, the GPIO pins default to a tri-stated input condition. However, during the initial ramp up of the external  $V_{DD}$  supply from 0.0 V to 3.3 V, the GPIO pins are momentarily configured as output drivers during the time the internal LDO circuit is also ramping up. As a result, a signal glitch may occur on GPIO pins before both the external  $V_{DD}$  supply and internal LDO voltages reach their normal operating conditions. This situation can occur when the  $V_{DD}$  and LDO voltages ramp up at significantly different rates. The LDO voltage ramp-up time is affected by the load capacitance on the  $LDO$  pin, therefore, it is important to keep this load at a nominal 1  $\mu$ F value as recommended in the data sheet. Adding significant more capacitance loading beyond the specification causes the time delay between the two supply ramp-up times to grow, which possibly increases the severity of the glitching behavior.

**Workaround:**

Ensuring that the  $V_{DD}$  power supply ramp up is as fast as possible helps minimize the potential for GPIO glitches. Follow guidelines for LDO pin capacitive loading documented in the electrical section of the data sheet. System designers must ensure that, during the  $V_{DD}$  supply ramp-up time, possible GPIO pin glitches can cause no adverse effects to their systems.

**Silicon Revision Affected:**

A2

## 5 General-Purpose Timers

### 5.1 General-purpose timer Edge Count mode count error when timer is disabled

**Description:**

When a general-purpose timer is configured for 16-Bit Input Edge Count Mode, the timer (A or B) erroneously decrements by one when the `Timer Enable (TnEN)` bit in the **GPTM Control (GPTMCTL)** register is cleared (the timer is disabled).

**Workaround:**

When the general-purpose timer is configured for Edge Count mode and software needs to “stop” the timer, the timer should be reloaded with the current count + 1 and restarted.

**Silicon Revision Affected:**

A2

### 5.2 General-purpose timer 16-bit Edge Count or Edge Time mode does not load reload value

**Description:**

In Edge Count or Edge Time mode, the input events on the `CCP` pin decrement the counter until the count matches what is in the **GPTM Timern Match (GPTMTnMATCHR)** register. At that point, an

interrupt is asserted and then the counter should be reloaded with the original value and counting begins again. However, the reload value is not reloaded into the timer.

**Workaround:**

Rewrite the **GPTM Timern Interval Load (GPTMTnILR)** register before restarting.

**Silicon Revision Affected:**

A2

### 5.3 The General-Purpose Timer match register does not function correctly in 32-bit mode

**Description:**

The **GPTM Timer A Match (GPTMTAMATCHR)** register triggers a match interrupt when the lower 16 bits match, regardless of the value of the upper 16 bits.

**Workaround:**

None.

**Silicon Revision Affected:**

A2

## 6 ADC

### 6.1 Use of "Always" triggering for ADC Sample Sequencer 3 does not work

**Description:**

When using ADC Sample Sequencer 3 (SS3) and configuring the trigger source to "Always" to enable continuous sampling by programming the SS3 Trigger Select field (**EM3**) in the **ADC Event Multiplexer Select (ADCEMUX)** register to 0xF, the first sample will be captured, but no further samples will be updated to the sequencer FIFO. Interrupts are continuously generated after the first sample and the FIFO status remains empty.

**Workaround:**

Software must disable and re-enable the sample sequencer to capture another sample.

**Silicon Revision Affected:**

A2

### 6.2 Incorrect behavior with timer ADC triggering when another timer is used in 32-bit mode

**Description:**

When a timer is configured to trigger the ADC and another timer is configured to be a 32-bit periodic or one-shot timer, the ADC is triggered continuously instead of the specified interval.

**Workaround:**

Do not use a 32-bit periodic or one-shot timer when triggering ADC. If the timer is in 16-bit mode, the ADC trigger works as expected.

**Silicon Revision Affected:**

A2

## 6.3 **ADC hardware averaging produces erroneous results in differential mode**

**Description:**

The implementation of the ADC averaging circuit does not work correctly when the ADC is sampling in differential mode and the difference between the voltages is approximately 0.0V.

**Workaround:**

Do not use hardware averaging in differential mode. Instead, use the FIFO to store results and average them in software.

**Silicon Revision Affected:**

A2

## 6.4 **Retriggering a sample sequencer before it has completed the current sequence results in continuous sampling**

**Description:**

Re-triggering a sample sequencer before it has completed its programmed conversion sequence causes the sample sequencer to continuously sample. If interrupts have been enabled, interrupts are generated at the appropriate place in the sample sequence. This problem only occurs when the new trigger is the same type as the current trigger.

**Workaround:**

Ensure that a sample sequence has completed before triggering a new sequence using the same type of trigger.

**Silicon Revision Affected:**

A2

## 7 **UART**

### 7.1 **The RTRIS bit in the UARTRIS register is only set when the interrupt is enabled**

**Description:**

The RTRIS (UART Receive Time-Out Raw Interrupt Status) bit in the **UART Raw Interrupt Status (UARTRIS)** register should be set when a receive time-out occurs, regardless of the state of the enable RTIM bit in the **UART Interrupt Mask (UARTIM)** register. However, currently the RTIM bit must be set in order for the RTRIS bit to be set when a receive time-out occurs.

**Workaround:**

For applications that require polled operation, the `RTIM` bit can be set while the UART interrupt is disabled in the NVIC using the `IntDisable(n)` function in the StellarisWare Peripheral Driver Library, where `n` is 21, 22, or 49 depending whether UART0, UART1 or UART2 is used. With this configuration, software can poll the `RTRIS` bit, but the interrupt is not reported to the NVIC.

**Silicon Revision Affected:**

A2

## 8 PWM

### 8.1 PWM pulses cannot be smaller than dead-band time

**Description:**

The dead-band generator in the PWM module has undesirable effects when receiving input pulses from the PWM generator that are shorter than the dead-band time. For example, providing a 4-clock-wide pulse into the dead-band generator with dead-band times of 20 clocks (for both rising and falling edges) produces a signal on the primary (non-inverted) output that is High except for 40 clocks (the combined rising and falling dead-band times), and the secondary (inverted) output is always Low.

**Workaround:**

User software must ensure that the input pulse width to the dead-band generator is greater than the dead-band delays.

**Silicon Revision Affected:**

A2

### 8.2 PWM interrupt clear misses in some instances

**Description:**

It is not possible to clear a PWM generator interrupt in the same cycle when another interrupt from the same PWM generator is being asserted. PWM generator interrupts are cleared by writing a 1 to the corresponding bit in the **PWM Interrupt Status and Clear (PWMnISC)** register. If a write to clear the interrupt is missed because another interrupt in that PWM generator is being asserted, the interrupt condition still exists, and the PWM interrupt routine is called again. System problems could result if an interrupt condition was already properly handled the first time, and the software tries to handle it again. Note that even if an interrupt event has not been enabled in the **PWM Interrupt and Trigger Enable (PWMnINTEN)** register, the interrupt is still asserted in the **PWM Raw Interrupt Status (PWMnRIS)** register.

**Workaround:**

In most instances, performing a double-write to clear the interrupt greatly decreases the chance that the write to clear the interrupt occurs on the same cycle as another interrupt. Because each generator has six possible interrupt events, writing the **PWMnISC** register six times in a row guarantees that the interrupt is cleared. If the period of the PWM is small enough, however, this method may not be practical for the application.

**Silicon Revision Affected:**

A2

## 8.3 PWM generation is incorrect with extreme duty cycles

### Description:

If a PWM generator is configured for Count-Up/Down mode, and the **PWM Load (PWMnLOAD)** register is set to a value N, setting the compare to a value of 1 or N-1 results in steady state signals instead of a PWM signal. For example, if the user configures PWM0 as follows:

- **PWMENABLE** = 0x00000001
  - PWM0 Enabled
- **PWM0CTL** = 0x00000007
  - Debug mode enabled
  - Count-Up/Down mode
  - Generator enabled
- **PWM0LOAD** = 0x00000063
  - Load is 99 (decimal), so in Count-Up/Down mode the counter counts from zero to 99 and back down to zero (200 clocks per period)
- **PWM0GENA** = 0x000000b0
  - Output High when the counter matches comparator A while counting up
  - Output Low when the counter matches comparator A while counting down
- **PWM0DBCTL** = 0x00000000
  - Dead-band generator is disabled

If the **PWM0 Compare A (PWM0CMPA)** value is set to 0x00000062 (N-1), PWM0 should output a 2-clock-cycle long High pulse. Instead, the PWM0 output is a constant High value.

If the **PWM0CMPA** value is set to 0x00000001, PWM0 should output a 2-clock-cycle long negative (Low) pulse. Instead, the PWM0 output is a constant Low value.

### Workaround:

User software must ensure that when using the PWM Count-Up/Down mode, the compare values must never be 1 or the **PWMnLOAD** value minus one (N-1).

### Silicon Revision Affected:

A2

## 8.4 PWMINTEN register bit does not function correctly

### Description:

In the **PWM Interrupt Enable (PWMINTEN)** register, the `IntPWM0` (bit 0) bit does not function correctly and has no effect on the interrupt status to the ARM Cortex-M3 processor. This bit should not be used.

**Workaround:**

PWM interrupts to the processor should be controlled with the use of the **PWM0-PWM2 Interrupt and Trigger Enable (PWMnINTEN)** registers.

**Silicon Revision Affected:**

A2

## 8.5 Sync of PWM does not trigger "zero" action

**Description:**

If the **PWM Generator Control (PWM0GENA)** register has the `ActZero` field set to 0x2, then the output is set to 0 when the counter reaches 0, as expected. However, if the counter is cleared by setting the appropriate bit in the **PWM Time Base Sync (PWMSYNC)** register, then the "zero" action is not triggered, and the output is not set to 0.

**Workaround:**

None.

**Silicon Revision Affected:**

A2

## 8.6 PWM "zero" action occurs when the PWM module is disabled

**Description:**

The zero pulse may be asserted when the PWM module is disabled.

**Workaround:**

None.

**Silicon Revision Affected:**

A2

---

Copyright © 2007-2011 Texas Instruments Incorporated All rights reserved. Stellaris and StellarisWare are registered trademarks of Texas Instruments Incorporated. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Texas Instruments Incorporated  
108 Wild Basin, Suite 350  
Austin, TX 78746  
<http://www.ti.com/stellaris>  
<http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm>



TEXAS  
INSTRUMENTS



**Cortex**  
Intelligent Processors by ARM®

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Mobile Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Transportation and Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

TI E2E Community Home Page

[e2e.ti.com](http://e2e.ti.com)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2011, Texas Instruments Incorporated