

## Stellaris® LM3S8930 RevA2 Errata

This document contains known errata at the time of publication for the Stellaris LM3S8930 microcontroller. The table below summarizes the errata and lists the affected revisions. See the data sheet for more details.

See also the ARM® Cortex™-M3 errata, ARM publication number PR326-PRDC-009450 v2.0.

**Table 1. Revision History**

Date	Revision	Description
August 2011	3.0	<ul style="list-style-type: none"> <li>Added issue "Standard R-C network cannot be used on <math>\overline{RST}</math> to extend POR timing" on page 5.</li> <li>Clarified issue "General-purpose timer 16-bit Edge Count or Edge Time mode does not load reload value" on page 8 to include Edge-Time mode.</li> </ul>
September 2010	2.10	<ul style="list-style-type: none"> <li>Added issue "Hibernation module does not operate correctly" on page 5, replacing previous Hibernation module errata items.</li> <li>Minor edits and clarifications.</li> </ul>
July 2010	2.9	<ul style="list-style-type: none"> <li>Added issue "The RTRIS bit in the UARTRIS register is only set when the interrupt is enabled" on page 8.</li> </ul>
June 2010	2.8	<ul style="list-style-type: none"> <li>Added issue "External reset does not reset the XTAL to PLL Translation (PLLCFG) register" on page 5.</li> </ul>
May 2010	2.7	<ul style="list-style-type: none"> <li>Removed issue "Hibernation Module 4.194304-MHz oscillator supports a limited range of crystal load capacitance values" as it does not apply to this part.</li> <li>Minor edits and clarifications.</li> </ul>
April 2010	2.6	<ul style="list-style-type: none"> <li>Removed issue "Writes to Hibernation module registers sometimes fail" as it does not apply to this part.</li> <li>Added issue "Hibernation Module 4.194304-MHz oscillator supports a limited range of crystal load capacitance values."</li> <li>Minor edits and clarifications.</li> </ul>
April 2010	2.5	<ul style="list-style-type: none"> <li>Removed issue "Setting Bit 7 in I2C Master Timer Period (I2CMTPR) register may have unexpected results". The data sheet description has changed such that this is no longer necessary.</li> <li>Minor edits and clarifications.</li> </ul>
February 2010	2.4	<ul style="list-style-type: none"> <li>Added issue "The General-Purpose Timer match register does not function correctly in 32-bit mode" on page 8.</li> <li>Added issue "Setting Bit 7 in I2C Master Timer Period (I2CMTPR) register may have unexpected results".</li> </ul>
Jan 2010	2.3	<ul style="list-style-type: none"> <li>"Hard Fault possible when waking from Sleep or Deep-Sleep modes and Cortex-M3 Debug Access Port (DAP) is enabled" has been removed and the content added to the LM3S8930 data sheet.</li> <li>"Ethernet number of Packets decremented early" has been removed and the content added to the LM3S8930 data sheet.</li> </ul>
Dec 2009	2.2	Started tracking revision history.

Table 2. List of Errata

Erratum Number	Erratum Title	Module Affected	Revision(s) Affected
1.1	JTAG pins do not have internal pull-ups enabled at power-on reset	JTAG and Serial Wire Debug	A2
1.2	JTAG INTEST instruction does not work	JTAG and Serial Wire Debug	A2
2.1	Clock source incorrect when waking up from Deep-Sleep mode in some configurations	System Control	A2
2.2	PLL may not function properly at default LDO setting	System Control	A2
2.3	I/O buffer 5-V tolerance issue	System Control	A2
2.4	PLL Runs Fast When Using a 3.6864-MHz Crystal	System Control	A2
2.5	External reset does not reset the XTAL to PLL Translation (PLLCFG) register	System Control	A2
2.6	Standard R-C network cannot be used on $\overline{\text{RST}}$ to extend POR timing	System Control	A2
3.1	Hibernation module does not operate correctly	Hibernation Module	A2
4.1	MERASE bit of the FMC register does not erase the entire Flash array	Flash Controller	A2
5.1	GPIO input pin latches in the Low state if pad type is open drain	GPIO	A2
5.2	GPIO pins may glitch during power supply ramp up	GPIO	A2
6.1	General-purpose timer Edge Count mode count error when timer is disabled	General-Purpose Timers	A2
6.2	General-purpose timer 16-bit Edge Count or Edge Time mode does not load reload value	General-Purpose Timers	A2
6.3	The General-Purpose Timer match register does not function correctly in 32-bit mode	General-Purpose Timers	A2
7.1	The RTRIS bit in the UARTRIS register is only set when the interrupt is enabled	UART	A2
8.1	CAN register accesses require software delays	CAN	A2

## 1 JTAG and Serial Wire Debug

### 1.1 JTAG pins do not have internal pull-ups enabled at power-on reset

#### Description:

Following a power-on reset, the JTAG pins  $\overline{\text{TRST}}$ , TCK, TMS, TDI, and TDO (PB7 and PC[3:0]) do not have internal pull-ups enabled. Consequently, if these pins are not driven from the board, two things may happen:

- The JTAG port may be held in reset and communication with a four-pin JTAG-based debugger may be intermittent or impossible.
- The receivers may draw excess current.

**Workaround:**

There are a number of workarounds for this problem, varying in complexity and impact:

1. Add external pull-up resistors to all of the affected pins. This workaround solves both issues of JTAG connectivity and current consumption.
2. Add an external pull-up resistor to  $\overline{TRST}$ . Firmware should enable the internal pull-ups on the affected pins by setting the appropriate **PUE** bits of the appropriate **GPIO Pull-Up Select (GPIOPUR)** registers as early in the reset handler as possible. This workaround addresses the issue of JTAG connectivity, but does not address the current consumption other than to limit the affected period (from power-on reset to code execution).
3. Pull-ups on the JTAG pins are unnecessary for code loaded via the SWD interface or via the serial boot loader. Loaded firmware should enable the internal pull-ups on the affected pins by setting the appropriate **PUE** bits of the appropriate **GPIOPUR** registers as early in the reset handler as possible. This method does not address the current consumption other than to limit the affected period (from power-on reset to code execution).

**Silicon Revision Affected:**

A2

## 1.2 JTAG INTEST instruction does not work

**Description:**

The JTAG INTEST (Boundary Scan) instruction does not properly capture data.

**Workaround:**

None.

**Silicon Revision Affected:**

A2

## 2 System Control

### 2.1 Clock source incorrect when waking up from Deep-Sleep mode in some configurations

**Description:**

In some clocking configurations, the core prematurely starts executing code before the main oscillator (MOSC) has stabilized after waking up from Deep-Sleep mode. This situation can cause undesirable behavior for operations that are frequency dependent, such as UART communication.

This issue occurs if the system is configured to run off the main oscillator, with the PLL bypassed and the **DSOSCSRC** field of the **Deep-Sleep Clock Configuration (DSLCLKCFG)** register set to use the internal 12-MHz oscillator, 30-KHz internal oscillator, or 32-KHz external oscillator. When the system is triggered to wake up, the core should wait for the main oscillator to stabilize before starting to execute code. Instead, the core starts executing code while being clocked from the deep-sleep clock source set in the **DSLCLKCFG** register. When the main oscillator stabilizes, the clock to the core is properly switched to run from the main oscillator.

**Workaround:**

Run the system off of the main oscillator (MOSC) with the PLL enabled. In this mode, the clocks are switched at the proper time.

If the main oscillator must be used to clock the system without the PLL, a simple wait loop at the beginning of the interrupt handler for the wake-up event should be used to stall the frequency-dependent operation until the main oscillator has stabilized.

**Silicon Revision Affected:**

A2

## 2.2 PLL may not function properly at default LDO setting

**Description:**

In designs that enable and use the PLL module, unstable device behavior may occur with the LDO set at its default of 2.5 volts or below (minimum of 2.25 volts). Designs that do not use the PLL module are not affected.

**Workaround:**

Prior to enabling the PLL module, it is recommended that the default LDO voltage setting of 2.5 V be adjusted to 2.75 V using the **LDO Power Control (LDOPCTL)** register.

**Silicon Revision Affected:**

A2

## 2.3 I/O buffer 5-V tolerance issue

**Description:**

GPIO buffers are not 5-V tolerant when used in open-drain mode. Pulling up the open-drain pin above 4 V results in high current draw.

**Workaround:**

When configuring a pin as open drain, limit any pull-up resistor connections to the 3.3-V power rail.

**Silicon Revision Affected:**

A2

## 2.4 PLL Runs Fast When Using a 3.6864-MHz Crystal

**Description:**

If the PLL is enabled, and a 3.6864-MHz crystal is used, the PLL runs 4% fast.

**Workaround:**

Use a different crystal whose frequency is one of the other allowed crystal frequencies (see the values shown for the XTAL bit in the **RCC** register).

**Silicon Revision Affected:**

A2

## 2.5 External reset does not reset the XTAL to PLL Translation (PLLCFG) register

### Description:

Performing an external reset (anything but power-on reset) reconfigures the `XTAL` field in the **Run-Mode Clock Configuration (RCC)** register to the 6 MHz setting, but does not reset the **XTAL to PLL Translation (PLLCFG)** register to the 6 MHz setting.

Consider the following sequence:

1. Performing a power-on reset results in `XTAL` = 6 MHz and **PLLCFG** = 6 MHz
2. Write an 8 MHz value to the `XTAL` field results in `XTAL` = 8 MHz and **PLLCFG** = 8 MHz
3.  $\overline{\text{RST}}$  asserted results in `XTAL` = 6 MHz and **PLLCFG** = 8 MHz

In the last step, **PLLCFG** was not reset to its 6MHz setting. If this step is followed by enabling the PLL to run from an attached 6-MHz crystal, the PLL then operates at 300MHz instead of 400MHz. Subsequently configuring the `XTAL` field with the 8 MHz setting does not change the setting of **PLLCFG**.

### Workaround:

Set `XTAL` in **PLLCFG** to an incorrect value, and then to the desired value. The second change updates the register correctly. Do not enable the PLL until after the second change.

### Silicon Revision Affected:

A2

## 2.6 Standard R-C network cannot be used on $\overline{\text{RST}}$ to extend POR timing

### Description:

The standard R-C network on  $\overline{\text{RST}}$  does not work to extend POR timing beyond the 10 ms on-chip POR. Instead of following the standard capacitor charging curve,  $\overline{\text{RST}}$  jumps straight to 3 V at power on. The capacitor is fully charged by current out of the  $\overline{\text{RST}}$  pin and does not extend or filter the power-on condition. As a result, the reset input is not extended beyond the POR.

### Workaround:

Add a diode to block the output current from  $\overline{\text{RST}}$ . This helps to extend the  $\overline{\text{RST}}$  pulse, but also means that the R-C is not as effective as a noise filter.

### Silicon Revision Affected:

A2

## 3 Hibernation Module

### 3.1 Hibernation module does not operate correctly

#### Description:

The Hibernation module on this microcontroller does not operate correctly.

**Workaround:**

This errata item does not apply to many Stellaris devices, including the LM3S1166, LM3S1636, LM3S1969, and LM3S2919. Refer to the Stellaris Product Selector Guide ([www.ti.com/stellaris\\_search](http://www.ti.com/stellaris_search)) and Errata documents to find an alternative microcontroller that meets the design requirements for your application.

**Silicon Revision Affected:**

A2

## 4 Flash Controller

### 4.1 MERASE bit of the FMC register does not erase the entire Flash array

**Description:**

The **MERASE** bit of the **Flash Memory Control (FMC)** register does not erase the entire Flash array. If the contents of the **Flash Memory Address (FMA)** register contain a value less than 0x20000, only the first 128 KB of the Flash array are erased. If bit 17 (value of 0x20000) is set, then only the upper address range of Flash (greater than 128 KB) is erased.

**Workaround:**

If the entire array must be erased, the following sequence is recommended:

1. Write a value of 0x00000000 to the **FMA** register.
2. Write a value of 0xA4420004 to the **FMC** register, and poll bit 2 until it is cleared.
3. Write a value of 0x00020000 to the **FMA** register.
4. Write a value of 0xA4420004 to the **FMC** register, and poll bit 2 until it is cleared.

The entire array can also be erased by individually erasing all of the pages in the array.

**Silicon Revision Affected:**

A2

## 5 GPIO

### 5.1 GPIO input pin latches in the Low state if pad type is open drain

**Description:**

GPIO pins function normally if configured as inputs and the open-drain configuration is disabled. If open drain is enabled while the pin is configured as an input using the **GPIO Alternate Function Select (GPIOAFSEL)**, **GPIO Open Drain Select (GPIOODR)**, and **GPIO Direction (GPIODIR)** registers, then the pin latches Low and excessive current (into pin) results if an attempt is made to drive the pin High. The open-drain device is not controllable.

A GPIO pin is not normally configured as open drain and as an input at the same time. A user may want to do this when driving a signal out of a GPIO open-drain pad while configuring the pad as an input to read data on the same pin being driven by an external device. Bit-banging a bidirectional, open-drain bus (for example, I<sup>2</sup>C) is an example.

**Workaround:**

If a user wants to read the state of a GPIO pin on a bidirectional bus that is configured as an open-drain output, the user must first disable the open-drain configuration and then change the direction of the pin to an input. This precaution ensures that the pin is never configured as an input and open drain at the same time.

A second workaround is to use two GPIO pins connected to the same bus signal. The first GPIO pin is configured as an open-drain output, and the second is configured as a standard input. This way the open-drain output can control the state of the signal and the input pin allows the user to read the state of the signal without causing the latch-up condition.

**Silicon Revision Affected:**

A2

## 5.2 GPIO pins may glitch during power supply ramp up

**Description:**

Upon completing a POR (power on reset) sequence, the GPIO pins default to a tri-stated input condition. However, during the initial ramp up of the external  $V_{DD}$  supply from 0.0 V to 3.3 V, the GPIO pins are momentarily configured as output drivers during the time the internal LDO circuit is also ramping up. As a result, a signal glitch may occur on GPIO pins before both the external  $V_{DD}$  supply and internal LDO voltages reach their normal operating conditions. This situation can occur when the  $V_{DD}$  and LDO voltages ramp up at significantly different rates. The LDO voltage ramp-up time is affected by the load capacitance on the  $LDO$  pin, therefore, it is important to keep this load at a nominal 1  $\mu$ F value as recommended in the data sheet. Adding significant more capacitance loading beyond the specification causes the time delay between the two supply ramp-up times to grow, which possibly increases the severity of the glitching behavior.

**Workaround:**

Ensuring that the  $V_{DD}$  power supply ramp up is as fast as possible helps minimize the potential for GPIO glitches. Follow guidelines for LDO pin capacitive loading documented in the electrical section of the data sheet. System designers must ensure that, during the  $V_{DD}$  supply ramp-up time, possible GPIO pin glitches can cause no adverse effects to their systems.

**Silicon Revision Affected:**

A2

## 6 General-Purpose Timers

### 6.1 General-purpose timer Edge Count mode count error when timer is disabled

**Description:**

When a general-purpose timer is configured for 16-Bit Input Edge Count Mode, the timer (A or B) erroneously decrements by one when the `Timer Enable (TnEN)` bit in the **GPTM Control (GPTMCTL)** register is cleared (the timer is disabled).

**Workaround:**

When the general-purpose timer is configured for Edge Count mode and software needs to "stop" the timer, the timer should be reloaded with the current count + 1 and restarted.

**Silicon Revision Affected:**

A2

**6.2 General-purpose timer 16-bit Edge Count or Edge Time mode does not load reload value****Description:**

In Edge Count or Edge Time mode, the input events on the CCP pin decrement the counter until the count matches what is in the **GPTM Timern Match (GPTMTnMATCHR)** register. At that point, an interrupt is asserted and then the counter should be reloaded with the original value and counting begins again. However, the reload value is not reloaded into the timer.

**Workaround:**

Rewrite the **GPTM Timern Interval Load (GPTMTnILR)** register before restarting.

**Silicon Revision Affected:**

A2

**6.3 The General-Purpose Timer match register does not function correctly in 32-bit mode****Description:**

The **GPTM Timer A Match (GPTMTAMATCHR)** register triggers a match interrupt when the lower 16 bits match, regardless of the value of the upper 16 bits.

**Workaround:**

None.

**Silicon Revision Affected:**

A2

**7 UART****7.1 The RTRIS bit in the UARTRIS register is only set when the interrupt is enabled****Description:**

The **RTRIS** (UART Receive Time-Out Raw Interrupt Status) bit in the **UART Raw Interrupt Status (UARTRIS)** register should be set when a receive time-out occurs, regardless of the state of the enable **RTIM** bit in the **UART Interrupt Mask (UARTIM)** register. However, currently the **RTIM** bit must be set in order for the **RTRIS** bit to be set when a receive time-out occurs.

**Workaround:**

For applications that require polled operation, the **RTIM** bit can be set while the UART interrupt is disabled in the NVIC using the `IntDisable(n)` function in the StellarisWare Peripheral Driver Library, where *n* is 21, 22, or 49 depending whether UART0, UART1 or UART2 is used. With this configuration, software can poll the **RTRIS** bit, but the interrupt is not reported to the NVIC.



**Silicon Revision Affected:**

A2

## 8 CAN

### 8.1 CAN register accesses require software delays

**Description:**

Because of a synchronization issue between the processor clock and the 8-MHz CAN clock, both read and write accesses to CAN registers require a software delay in order to ensure proper operation. If this delay is not observed between reads or writes, then register data corruption will occur, causing problems that are difficult to debug. Due to the nature of the synchronization issue, write accesses and read accesses have slightly different issues.

When performing CAN register write accesses, a delay is required between successive writes to any CAN register. The amount of delay required is related to the ratio of the processor clock to the CAN clock. For example, if the processor clock is 4 times greater than the CAN clock, then there must be a 4-processor-cycle gap between successive writes to the CAN controller. However, in the case that the processor clock is less than or equal to the CAN clock, then there are no write access limitations.

When performing CAN register read accesses, a delay is required between the reads of the CAN registers. The difference with read accesses is that all read accesses to CAN registers must perform a double read to receive the correct data. The first read initiates the read request to the CAN controller and the second read access retrieves the data. This sequence cannot be interrupted by another read to the same CAN controller or the data read by the second read access will have invalid data. This means that code that reads the CAN registers must protect this read/delay/read sequence from other asynchronous code, such as interrupt handlers, that access the same CAN controller. Like the case for writing CAN registers, the delay between successive reads to CAN registers is related to the ratio of the processor to the CAN clock. For example, if the processor clock is 4 times greater than the CAN clock, then there must be a 4-cycle gap between reads. However, unlike the write case, when the processor clock is less than or equal to the CAN clock, there still must be a 2-processor cycle delay between read accesses in order to retrieve the correct data. Because this erratum will be fixed in future revisions, software should not take advantage of "pipelining" read operations to help improve access time to the CAN registers. This scheme will not work in future versions of the microcontroller and should be avoided.

Debugger accesses to the CAN registers will also show these issues, usually when debuggers perform read accesses to display the register data in a memory window, or in some cases, a register display window. The data displayed in the memory window will not show the correct data for the CAN registers. In most cases, the read accesses are slow and in sequence so they will show the CAN registers in the memory window offset by one word. However, this cannot be guaranteed as the debugger could possibly read the registers too quickly or not in address order and display invalid data.

**Workaround:**

In order to safely read or write the CAN registers, delays must be inserted for the correct number of cycles. Writes can delay before or after the CAN register write depending on the system needs, while reads must always perform a double-read to get data back from the CAN register. The Stellaris Peripheral Driver Library (DriverLib) provides the following two functions to perform the delays necessary for reading or writing the CAN registers: `CANReadReg` and `CANWriteReg`. The default behavior is tuned for a 50-MHz processor clock via the define (`CAN_RW_DELAY`) in the `can.c` file of DriverLib. If the processor clock is lower, this value can be changed and DriverLib can be rebuilt

for more optimal performance. Care should be taken when adjusting this value as different compilers may generate the looping code differently. When this errata is fixed, future releases of DriverLib will replace these functions with direct hardware accesses to the registers.

As an example, the amount of delay necessary if the processor clock is 25 MHz and the CAN clock is 8 MHz is 3.125 processor clocks or at least 4 processor clocks. When reading CAN registers, no other CAN accesses can occur. This requires protecting the non-interrupt code from interrupt handlers corrupting the read operations. This precaution is not required for writes, as the default interrupt latency is higher than the delay necessary at 50 MHz.

To write a CAN register, use the following simple sequence:

1. Write the CAN register.
2. Delay for (processor clock/CAN clock) processor cycles.

To read a CAN register, use the following simple sequence:

1. Acquire CAN mutex (mutual exclusion).
2. Read the CAN register and discard the data.
3. Delay for (processor clock/CAN clock) processor cycles.
4. Read the CAN register again to get the correct data.
5. Release CAN mutex.

The mutex used to protect CAN access can be done more than one way. One method is to simply disable interrupts for the CAN controller that is being accessed during read accesses. Whatever method is used, it must be sure to protect against any asynchronous code that accesses the same CAN controller as the code that it interrupts.

**Silicon Revision Affected:**

A2

---

Copyright © 2007-2011 Texas Instruments Incorporated All rights reserved. Stellaris and StellarisWare are registered trademarks of Texas Instruments Incorporated. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Texas Instruments Incorporated  
108 Wild Basin, Suite 350  
Austin, TX 78746  
<http://www.ti.com/stellaris>

<http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm>



**TEXAS  
INSTRUMENTS**



**Cortex**  
Intelligent Processors by ARM®

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Mobile Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Transportation and Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

TI E2E Community Home Page

[e2e.ti.com](http://e2e.ti.com)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2011, Texas Instruments Incorporated