

AN-2090 LM3448 -120VAC, 6W Isolated Flyback LED Driver

ABSTRACT

This application note describes the performance of a LM3448 based Flyback LED driver solution that can be used to power a single LED string consisting of seven to eleven series connected LEDs from a 85 V_{RMS} to 135 V_{RMS} , 60 Hz input power supply.

	Contents						
1	Introduction						
2	Key Features						
3	Applications						
4	Performance Specifications						
5	Typical Performance Characteristics	. 5					
6	EMI Performance						
7	Circuit Operation With Forward Phase TRIAC Dimmer						
8	Circuit Operation With Reverse Phase TRIAC Dimmer	. 8					
9	Thermal Performance	. 9					
10	LM3448 Device Pin-Out	11					
11	Demo Board Wiring Overview	12					
12	Demo Board Assembly	12					
13	Design Guide	14					
	13.1 DCM Flyback Converter	15					
	13.2 Transformer	18					
	13.3 Bias Supplies and Capacitances	21					
	13.4 COFF Current Source	23					
	13.5 TRIAC Holding Circuit	24					
	13.6 Overvoltage Protection	24					
	13.7 Input Filter	25					
	13.8 Inrush Limiting and Damping	26					
14	Design Calculations	27					
	14.1 Specifications	27					
	14.2 Preliminary Calculations	27					
	14.3 SW FET	28					
	14.4 Current Sense	28					
	14.5 Recirculating Diode	29					
	14.6 Transformer	29					
	14.7 COFF Current Source	30					
	14.8 PassFET	30					
	14.9 Input Capacitance	30					
	14.10 Output Capacitance	31					
	14.11 Overvoltage Protection Zener Diode	31					
	14.12 Transil Clamp	31					
15	Evaluation Board Schematic	32					
16	Transformer Design	35					
17	PCB Layout						

All trademarks are the property of their respective owners.



List of Figures

2 LED Current vs. Line Voltage (using TRIAC Dimmer) 4 3 Efficiency vs. Line Voltage 5 4 Power Factor s. Line Voltage 5 5 LED Current vs. Line Voltage 5 6 Output Power s. Line Voltage 5 7 SW FET Drain Voltage Waveform (Vm = 120Vmas, 9 LEDs, ILED = 1/ED = 228mA) 5 8 FLTR2 Waveform (Vm = 120Vmas, 9 LEDs, ILED = 228mA) 5 9 LINE - CISPR/FCC Class B Peak Scan 6 10 NEUTRAL – CISPR/FCC Class B Average Scan 6 11 LINE - CISPR/FCC Class B Average Scan 6 12 NEUTRAL – CISPR/FCC Class B Average Scan 6 14 Forward phase circuit at 10° fring angle 7 7 Forward phase circuit at 10° fring angle 7 7 Forward phase circuit at 10° fring angle 8 7 Reverse phase circuit at 10° fring angle 8 7 Reverse phase circuit at 10° fring angle 8 7 Reverse phase circuit at 10° fring angle 8 7 Bottom Side - Thermal Scan 9	1	Demo Board	4
4 Power Factor vs. Line Voltage 5 5 LED Current vs. Line Voltage 5 6 Output Power vs. Line Voltage 5 7 SW FET Drain Voltage Waveform (V _m = 120V _{RM5} , 9 LEDs, I _{LED} = 228mA) 5 7 SW FET Drain Voltage Waveform (V _m = 120V _{RM5} , 9 LEDs, I _{LED} = 228mA) 5 9 LINE – CISPR/FCC Class B Peak Scan 6 10 NEUTRAL – CISPR/FCC Class B Average Scan 6 11 LINE – CISPR/FCC Class B Average Scan 6 12 NEUTRAL – CISPR/FCC Class B Average Scan 6 14 Forward phase circuit at full brightness. 7 15 Forward phase circuit at 10° firing angle 7 16 Forward phase circuit at 150° firing angle 7 17 Reverse phase circuit at 10° firing angle 8 18 Reverse phase circuit at 10° firing angle 8 19 Reverse phase circuit at 10° firing angle 8 10 Diffine Thermal Scan 9 11 Wiring Connection Diagram 10 12 Top View 12	2	LED Current vs. Line Voltage (using TRIAC Dimmer)	4
5 LED Current vs. Line Voltage 5 6 Output Power vs. Line Voltage 5 7 SW FET Drain Voltage Waveform (V _M = 120V _{RMS} 9 LEDs, I _{LED} = 228mA) 5 9 LINE – CISPR/FCC Class B Peak Scan 6 10 NEUTRAL – CISPR/FCC Class B Peak Scan 6 11 LINE – CISPR/FCC Class B Peak Scan 6 12 NEUTRAL – CISPR/FCC Class B Average Scan 6 13 EN-61000-3 Class C Limits. 6 14 Forward phase circuit at full brightness. 6 15 Forward phase circuit at 150° firing angle 7 16 Forward phase circuit at 150° firing angle 7 17 Reverse phase circuit at 10° firing angle 8 18 Reverse phase circuit at 10° firing angle 8 20 Top Side - Thermal Scan 9 21 Bottom Side - Thermal Scan 10 22 Bottom Side - Thermal Scan 12 21 Bottom Side - Thermal Scan 12 22 Bottom Side - Thermal Scan 12 23 Evaluation Board Schematic 14 24 Top Vie	3	Efficiency vs. Line Voltage	5
6 Output Power vs. Line Voltage. 5 7 SW FET Drain Voltage Waveform (V _m = 120V _{mass} , 9 LEDs, I _{LED} = 228mA)	4	Power Factor vs. Line Voltage	5
7 SW FET Drain Voltage Waveform (V _M = 120V _{RMS} , 9 LEDs, I _{LED} = 228mA)	5	LED Current vs. Line Voltage	5
8 FLTR2 Waveform (V _N = 120V _{RMS} , 9 LEDs, I _{LED} = 228mA)	6	Output Power vs. Line Voltage	5
9 LINE - CISPR/FCC Class B Peak Scan 6 10 NEUTRAL - CISPR/FCC Class B Average Scan 6 11 LINE - CISPR/FCC Class B Average Scan 6 12 NEUTRAL - CISPR/FCC Class B Average Scan 6 14 Forward phase circuit at full brightness 7 15 Forward phase circuit at 90° firing angle 7 16 Forward phase circuit at 90° firing angle 7 17 Reverse phase circuit at 90° firing angle 8 18 Reverse phase circuit at 90° firing angle 8 19 Reverse phase circuit at 10° firing angle 8 20 Top Side - Thermal Scan 9 21 Bottom Side - Thermal Scan 10 22 Device Pin-Out 11 23 Wiring Connection Diagram 12 24 Top View 12 25 Bottom View 13 26 Pro-Uew 14 27 Direct Line-Injection Circuit 15 28 FLTR2 Waveform with No Dimmer 15 29 </td <td>7</td> <td>SW FET Drain Voltage Waveform (V_{IN} = 120V_{RMS}, 9 LEDs, I_{LED} = 228mA)</td> <td>5</td>	7	SW FET Drain Voltage Waveform (V_{IN} = 120 V_{RMS} , 9 LEDs, I_{LED} = 228mA)	5
10 NEUTRAL - CISPR/FCC Class B Peak Scan 6 11 LINE - CISPR/FCC Class B Average Scan 6 12 NEUTRAL - CISPR/FCC Class B Average Scan 6 13 EN-61000-3 Class C Limits 6 14 Forward phase circuit at full brightness 7 15 Forward phase circuit at 90° firing angle 7 16 Forward phase circuit at 150° firing angle 7 17 Reverse phase circuit at 150° firing angle 8 18 Reverse phase circuit at 150° firing angle 8 19 Reverse phase circuit at 150° firing angle 8 20 Top Side - Thermal Scan 9 21 Bottom Side - Thermal Scan 10 24 Top View 12 25 Bottom View 12 26 Evaluation Board Schematic 14 27 Typical Operation of ELTR2 Pin 15 30 DCM Flyback Current Waveforms 17 31 Supply Circuits 20 32 Typical Operation of ELTR2 Pin 16 33 Bias Supply Circuits 21	8	FLTR2 Waveform (V_{IN} = 120 V_{RMS} , 9 LEDs, I_{LED} = 228mA)	5
11 LINE – CISPR/FCC Class B Average Scan 6 12 NEUTRAL – CISPR/FCC Class B Average Scan 6 13 EN-61000-3 Class C Limits. 6 14 Forward phase circuit at Iull brightness. 7 15 Forward phase circuit at 90° firing angle. 7 16 Forward phase circuit at 90° firing angle. 7 17 Reverse phase circuit at 10° firing angle. 8 18 Reverse phase circuit at 10° firing angle. 8 19 Reverse phase circuit at 10° firing angle. 8 10 Disc - Thermal Scan 9 11 20 Device Pin-Out. 10 21 Bottom Side - Thermal Scan 10 22 Device Pin-Out. 11 24 Top View. 12 25 Bottom View 13 26 Evaluation Board Schematic 14 27 Direct Line-Injection Circuit. 15 28 FLTR2 Waveform with No Dimmer 15 29 Typical Operation of FLTR2 Pin 16 20 DCM Flyback Current Waveforms 17	9	LINE – CISPR/FCC Class B Peak Scan	6
12 NEUTRAL - CISPR/FCC Class B Average Scan 6 13 EN-61000-3 Class C Limits. 6 14 Forward phase circuit at full brightness. 7 15 Forward phase circuit at 10° firing angle. 7 16 Forward phase circuit at 10° firing angle. 7 17 Reverse phase circuit at 10° firing angle. 8 18 Reverse phase circuit at 10° firing angle. 8 19 Reverse phase circuit at 10° firing angle. 8 20 Top Side - Thermal Scan 9 21 Bottom Side - Thermal Scan 10 22 Device Pin-Out. 11 23 Wiring Connection Diagram 12 24 Top View. 13 25 Bottom View 13 26 FUTR2 Vieword with No Dimmer 15 27 Typical Operation of FLTR2 Pin 16 20 DOCM Flyback Current Waveforms 17 31 Switch Node Ringing. 20 32 FUTR2 Vieword Minding Bias Circuit. 21 33 Bias Supply Circuits 21 34 <	10	NEUTRAL – CISPR/FCC Class B Peak Scan	6
13 EN-61000-3 Class C Limits 6 14 Forward phase circuit at full brightness 7 15 Forward phase circuit at 90° firing angle 7 16 Forward phase circuit at 90° firing angle 7 17 Reverse phase circuit at 10° firing angle 8 18 Reverse phase circuit at 90° firing angle 8 19 Reverse phase circuit at 90° firing angle 8 20 Top Side - Thermal Scan 9 21 Bottom Side - Thermal Scan 10 22 Device Pin-Out. 11 23 Bottom Side - Thermal Scan 12 24 Top View. 12 25 Bottom Niew 13 26 Evaluation Board Schematic 14 27 Direct Line-Injection Circuit. 15 38 FLTR2 Waveform with No Dimmer 15 39 Typical Operation of FLTR2 Pin 16 30 DCM Flyback Current Waveforms 17 31 Switch Node Ringing 20 32 TVS Diode Clamp 20 33 Bias Supply Circuits	11	LINE – CISPR/FCC Class B Average Scan	6
14 Forward phase circuit at full brightness 7 15 Forward phase circuit at 150° firing angle 7 16 Forward phase circuit at full brightness 8 17 Reverse phase circuit at 100° firing angle 7 18 Reverse phase circuit at 100° firing angle 8 19 Reverse phase circuit at 100° firing angle 8 19 Reverse phase circuit at 100° firing angle 8 10 Disde - Thermal Scan 9 21 Bottom Side - Thermal Scan 10 22 Device Pin-Out. 11 23 Wiring Connection Diagram 12 24 Top View 12 25 Bottom View 13 26 Evaluation Board Schematic 14 27 Direct Line-Injection Circuit 15 28 FLTR2 Waveform with No Dimmer 15 29 Typical Operation of FLTR2 Pin 16 30 DCM Flyback Current Waveforms 17 31 Switch Node Ringing 20 32 TVS Diode Clamp 20 33 Bias Supply C	12	NEUTRAL – CISPR/FCC Class B Average Scan	6
15 Forward phase circuit at 90° firing angle 7 16 Forward phase circuit at 150° firing angle 7 17 Reverse phase circuit at 101 brightness 8 18 Reverse phase circuit at 150° firing angle 8 19 Reverse phase circuit at 150° firing angle 8 19 Reverse phase circuit at 150° firing angle 8 10 Diverse phase circuit at 150° firing angle 8 11 Top Side - Thermal Scan 9 12 Device Pin-Out 10 22 Device Pin-Out 11 23 Wiring Connection Diagram 12 24 Top View 12 25 Bottom View 13 26 Evaluation Board Schematic 14 27 Direct Line-Injection Circuit 15 28 FLTR2 Waveform with No Dimmer 15 29 Typical Operation of FLTR2 Pin 16 30 DCM Flyback Current Waveforms 17 313 Switch Node Ringing 20 32 TVS Diode Clamp 20 33 Bias Supply Circuits </td <td>13</td> <td>EN-61000-3 Class C Limits</td> <td>6</td>	13	EN-61000-3 Class C Limits	6
16 Forward phase circuit at 150° firing angle 7 17 Reverse phase circuit at full brightness 8 18 Reverse phase circuit at 90° firing angle 8 19 Reverse phase circuit at 150° firing angle 8 20 Top Side - Thermal Scan 9 21 Bottom Side - Thermal Scan 10 22 Device Pin-Out 11 23 Bottom Diagram 12 24 Top View 12 25 Bottom View 12 26 Evaluation Board Schematic 14 27 Direct Line-Injection Circuit 15 28 FLTR2 Waveform with No Dimmer 15 29 Typical Operation of FLTR2 Pin 16 30 DCM Flyback Current Waveforms 17 31 Switch Node Ringing 20 32 TVS Diode Clamp 20 33 Bias Supply Circuits 21 34 Auxiliary Winding Bias Circuit 21 35 COFF Current Source Circuit 23 36 TRIAC Holding Circuit 24	14	Forward phase circuit at full brightness	7
17 Reverse phase circuit at full brightness 8 18 Reverse phase circuit at 90° firing angle 8 19 Reverse phase circuit at 150° firing angle 8 20 Top Side - Thermal Scan 9 21 Bottom Side - Thermal Scan 10 22 Device Pin-Out 11 23 Wiring Connection Diagram 12 24 Top View 12 25 Bottom View 12 26 Evaluation Board Schematic 14 27 Direct Line-Injection Circuit 15 28 FLTR2 Waveform with No Dimmer 15 29 Typical Operation of FLTR2 Pin 16 30 DCM Flyback Current Waveforms 17 31 Switch Node Ringing 20 32 TVS Diode Clamp 20 33 Bias Supply Circuits 21 34 Auxiliary Winding Bias Circuit 21 35 COFF Current Source Circuit 23 36 TRIAC Holding Circuit 24 37 OVP Circuit 24 38	15	Forward phase circuit at 90° firing angle	7
18 Reverse phase circuit at 90° firing angle 8 19 Reverse phase circuit at 150° firing angle 8 20 Top Side - Thermal Scan 9 21 Bottom Side - Thermal Scan 10 22 Device Pin-Out 11 23 Wiring Connection Diagram 12 24 Top View 12 25 Bottom View 12 26 Evaluation Board Schematic 14 27 Direct Line-Injection Circuit 15 28 FLTR2 Waveform with No Dimmer 15 29 Typical Operation of FLTR2 Pin 16 30 DCM Flyback Current Waveforms 17 31 Switch Node Ringing 20 32 TVS Diode Clamp 20 33 Bias Supply Circuits 21 34 Auxiliary Winding Bias Circuit 21 35 COFF Current Source Circuit 24 36 TRIAC Holding Circuit 24 37 OVP Circuit 24 38 Input EMI Filter. 25 39 Inrush Current S	16	Forward phase circuit at 150° firing angle	7
19 Reverse phase circuit at 150° firing angle 8 20 Top Side - Thermal Scan 9 21 Bottom Side - Thermal Scan 10 22 Device Pin-Out 11 23 Wiring Connection Diagram 12 24 Top View 12 25 Bottom View 12 26 Evaluation Board Schematic 13 27 Direct Line-Injection Circuit 15 28 FLTR2 Waveform with No Dimmer 15 29 Typical Operation of FLTR2 Pin 16 30 DCM Flyback Current Waveforms 17 31 Switch Node Ringing 20 32 TVS Diode Clamp 20 33 Bias Supply Circuits 21 34 Auxiliary Winding Bias Circuit 21 35 COFF Current Source Circuit 23 36 TRIAC Holding Circuit 24 37 OVP Circuit 24 38 Input EMI Filter 25 39 Inrush Current Spike 26 41 Top Layer 36	17	Reverse phase circuit at full brightness	8
20 Top Side - Thermal Scan 9 21 Bottom Side - Thermal Scan 10 22 Device Pin-Out 11 23 Wiring Connection Diagram 12 24 Top View 12 25 Bottom View 12 26 Bottom View 13 26 Evaluation Board Schematic 14 27 Direct Line-Injection Circuit 15 28 FLTR2 Waveform with No Dimmer 15 29 Typical Operation of FLTR2 Pin 16 30 DCM Flyback Current Waveforms 17 31 Switch Node Ringing 20 32 TVS Diode Clamp 20 33 Bias Supply Circuits 21 34 Auxiliary Winding Bias Circuit 21 35 COFF Current Source Circuit 23 36 TRIAC Holding Circuit 24 37 OVP Circuit 24 38 Input EMI Filter 25 39 Inrush Current Spike 26 41 Top Layer 36 <td>18</td> <td>Reverse phase circuit at 90° firing angle</td> <td>8</td>	18	Reverse phase circuit at 90° firing angle	8
21 Bottom Side - Thermal Scan 10 22 Device Pin-Out 11 23 Wiring Connection Diagram 12 24 Top View 12 25 Bottom View 13 26 Evaluation Board Schematic 14 27 Direct Line-Injection Circuit 15 28 FLTR2 Waveform with No Dimmer 15 29 Typical Operation of FLTR2 Pin 16 30 DCM Flyback Current Waveforms 17 31 Switch Node Ringing 20 32 TVS Diode Clamp 20 33 Bias Supply Circuits 21 34 Auxiliary Winding Bias Circuit 21 35 COFF Current Source Circuit 23 36 TRIAC Holding Circuit 24 37 OVP Circuit 24 38 Input EMI Filter 25 39 Inrush Current Spike 26 40 Evaluation Board Schematic 32 32 Top Layer 36	19	Reverse phase circuit at 150° firing angle	8
22 Device Pin-Out 11 23 Wiring Connection Diagram 12 24 Top View 12 25 Bottom View 13 26 Evaluation Board Schematic 14 27 Direct Line-Injection Circuit 15 28 FLTR2 Waveform with No Dimmer 15 29 Typical Operation of FLTR2 Pin 16 30 DCM Flyback Current Waveforms 17 31 Switch Node Ringing 20 32 TVS Diode Clamp 20 33 Bias Supply Circuits 21 34 Auxiliary Winding Bias Circuit 21 35 COFF Current Source Circuit 23 36 TRIAC Holding Circuit 24 37 OVP Circuit 24 38 Input EMI Filter 25 39 Inrush Current Spike 26 41 Top Layer 36	20	Top Side - Thermal Scan	9
23 Wiring Connection Diagram 12 24 Top View. 12 25 Bottom View. 13 26 Evaluation Board Schematic 14 27 Direct Line-Injection Circuit. 15 28 FLTR2 Waveform with No Dimmer 15 29 Typical Operation of FLTR2 Pin 16 30 DCM Flyback Current Waveforms 17 31 Switch Node Ringing 20 32 TVS Diode Clamp 20 33 Bias Supply Circuits 21 34 Auxiliary Winding Bias Circuit 21 35 COFF Current Source Circuit 23 36 TRIAC Holding Circuit 24 37 OVP Circuit 24 38 Input EMI Filter 25 39 Inrush Current Spike 26 41 Top Layer. 36	21	Bottom Side - Thermal Scan	10
24 Top View. 12 25 Bottom View. 13 26 Evaluation Board Schematic 14 27 Direct Line-Injection Circuit. 15 28 FLTR2 Waveform with No Dimmer 15 29 Typical Operation of FLTR2 Pin 16 30 DCM Flyback Current Waveforms 17 31 Switch Node Ringing. 20 32 TVS Diode Clamp 20 33 Bias Supply Circuits 21 34 Auxiliary Winding Bias Circuit. 21 35 COFF Current Source Circuit 23 36 TRIAC Holding Circuit 24 37 OVP Circuit. 24 38 Input EMI Filter. 25 39 Inrush Current Spike 26 40 Evaluation Board Schematic 32 32 Top Layer. 36	22	Device Pin-Out	11
25Bottom View1326Evaluation Board Schematic1427Direct Line-Injection Circuit1528FLTR2 Waveform with No Dimmer1529Typical Operation of FLTR2 Pin1630DCM Flyback Current Waveforms1731Switch Node Ringing2032TVS Diode Clamp2033Bias Supply Circuits2134Auxiliary Winding Bias Circuit2135COFF Current Source Circuit2336TRIAC Holding Circuit2437OVP Circuit2438Input EMI Filter2539Inrush Current Spike2640Evaluation Board Schematic3241Top Layer36	23	Wiring Connection Diagram	12
26Evaluation Board Schematic1427Direct Line-Injection Circuit1528FLTR2 Waveform with No Dimmer1529Typical Operation of FLTR2 Pin1630DCM Flyback Current Waveforms1731Switch Node Ringing2032TVS Diode Clamp2033Bias Supply Circuits2134Auxiliary Winding Bias Circuit2135COFF Current Source Circuit2336TRIAC Holding Circuit2437OVP Circuit2438Input EMI Filter2539Inrush Current Spike2640Evaluation Board Schematic3241Top Layer36	24	Top View	12
27Direct Line-Injection Circuit.1528FLTR2 Waveform with No Dimmer1529Typical Operation of FLTR2 Pin1630DCM Flyback Current Waveforms1731Switch Node Ringing2032TVS Diode Clamp2033Bias Supply Circuits2134Auxiliary Winding Bias Circuit2135COFF Current Source Circuit2336TRIAC Holding Circuit2437OVP Circuit2438Input EMI Filter2539Inrush Current Spike2640Evaluation Board Schematic3241Top Layer36	25	Bottom View	13
28FLTR2 Waveform with No Dimmer1529Typical Operation of FLTR2 Pin1630DCM Flyback Current Waveforms1731Switch Node Ringing2032TVS Diode Clamp2033Bias Supply Circuits2134Auxiliary Winding Bias Circuit2135COFF Current Source Circuit2336TRIAC Holding Circuit2437OVP Circuit2438Input EMI Filter2539Inrush Current Spike2640Evaluation Board Schematic3241Top Layer36	26	Evaluation Board Schematic	14
29Typical Operation of FLTR2 Pin1630DCM Flyback Current Waveforms1731Switch Node Ringing2032TVS Diode Clamp2033Bias Supply Circuits2134Auxiliary Winding Bias Circuit2135COFF Current Source Circuit2336TRIAC Holding Circuit2437OVP Circuit2438Input EMI Filter2539Inrush Current Spike2640Evaluation Board Schematic3241Top Layer36	27	Direct Line-Injection Circuit	15
30DCM Flyback Current Waveforms1731Switch Node Ringing2032TVS Diode Clamp2033Bias Supply Circuits2134Auxiliary Winding Bias Circuit2135COFF Current Source Circuit2336TRIAC Holding Circuit2437OVP Circuit2438Input EMI Filter2539Inrush Current Spike2640Evaluation Board Schematic3241Top Layer36	28	FLTR2 Waveform with No Dimmer	15
31Switch Node Ringing.2032TVS Diode Clamp2033Bias Supply Circuits.2134Auxiliary Winding Bias Circuit.2135COFF Current Source Circuit2336TRIAC Holding Circuit2437OVP Circuit.2438Input EMI Filter.2539Inrush Current Spike2640Evaluation Board Schematic.3241Top Layer.36	29	Typical Operation of FLTR2 Pin	16
32TVS Diode Clamp2033Bias Supply Circuits2134Auxiliary Winding Bias Circuit2135COFF Current Source Circuit2336TRIAC Holding Circuit2437OVP Circuit2438Input EMI Filter2539Inrush Current Spike2640Evaluation Board Schematic3241Top Layer36	30	DCM Flyback Current Waveforms	17
33Bias Supply Circuits2134Auxiliary Winding Bias Circuit2135COFF Current Source Circuit2336TRIAC Holding Circuit2437OVP Circuit2438Input EMI Filter2539Inrush Current Spike2640Evaluation Board Schematic3241Top Layer36	31	Switch Node Ringing	20
34Auxiliary Winding Bias Circuit.2135COFF Current Source Circuit2336TRIAC Holding Circuit2437OVP Circuit.2438Input EMI Filter.2539Inrush Current Spike2640Evaluation Board Schematic3241Top Layer.36	32	TVS Diode Clamp	20
35COFF Current Source Circuit2336TRIAC Holding Circuit2437OVP Circuit2438Input EMI Filter2539Inrush Current Spike2640Evaluation Board Schematic3241Top Layer36	33	Bias Supply Circuits	21
36TRIAC Holding Circuit2437OVP Circuit2438Input EMI Filter2539Inrush Current Spike2640Evaluation Board Schematic3241Top Layer36	34	Auxiliary Winding Bias Circuit	21
37OVP Circuit	35	COFF Current Source Circuit	23
38Input EMI Filter.2539Inrush Current Spike .2640Evaluation Board Schematic .3241Top Layer .36	36	TRIAC Holding Circuit	24
39Inrush Current Spike2640Evaluation Board Schematic3241Top Layer36	37	OVP Circuit	24
40 Evaluation Board Schematic 32 41 Top Layer 36	38	Input EMI Filter	25
41 Top Layer	39	Inrush Current Spike	26
	40		32
42 Bottom Layer	41	Top Layer	36
	42	Bottom Layer	36

List of Tables

1	Pin Description 16 Pin Narrow SOIC	11
2	Test Points	12
3	Bill of Materials	33



1 Introduction

This is a two-layer demonstration board using the bottom and top layer for component placement. The demonstration board can be modified to adjust the LED forward current, the number of series connected LEDs that are driven, and the switching frequency.

Refer to the *LM3448 Phase Dimmable Offline LED Driver with Integrated FET Data Sheet* (SNOSB51) for detailed instructions. A schematic and layout have also been included, along with measured performance characteristics. A bill of materials is also included that describes the parts used on this demonstration board.

2 Key Features

- Drop-in compatibility with TRIAC dimmers
- Line injection circuitry enables PFC values greater than 0.95
- Adjustable LED current and switching frequency
- Flicker free operation

3 Applications

- Retrofit TRIAC Dimming
- Solid State Lighting
- Industrial and Commercial Lighting
- Residential Lighting

4 Performance Specifications

Based on an LED $V_f = 3V$

Symbol	Parameter	Min	Тур	Max
V _{IN}	Input voltage	85 V _{RMS}	120 V _{RMS}	135 V _{RMS}
V _{OUT}	LED string voltage	21 V	27 V	33 V
I _{LED}	LED string average current	-	228 mA	-
Pout	Output power	-	6.2 W	-
f _{sw}	Switching frequency	-	73 kHz	-





Figure 1. Demo Board





Figure 2. LED Current vs. Line Voltage (using TRIAC Dimmer)




5 Typical Performance Characteristics

 T_J =25°C and V_{cc} =12V, unless otherwise specified.

NOTE: Plots of 10 LED performance based on original schematic except that D1 is a 250V TVS and the OVP circuit has been removed.









Figure 5. LED Current vs. Line Voltage






Figure 4. Power Factor vs. Line Voltage





Figure 6. Output Power vs. Line Voltage





EMI Performance

6 EMI Performance

120V, 6W Conducted EMI Scans




Figure 9. LINE – CISPR/FCC Class B Peak Scan




Figure 11. LINE – CISPR/FCC Class B Average Scan






Figure 13. EN-61000-3 Class C Limits





Figure 10. NEUTRAL – CISPR/FCC Class B Peak Scan








7 Circuit Operation With Forward Phase TRIAC Dimmer

The dimming operation of the circuit was verified using a forward phase TRIAC dimmer. Waveforms captured at different dimmer settings are shown below:






Figure 14. Forward phase circuit at full brightness

Figure 15. Forward phase circuit at 90° firing angle





Figure 16. Forward phase circuit at 150° firing angle



Circuit Operation With Reverse Phase TRIAC Dimmer

8 Circuit Operation With Reverse Phase TRIAC Dimmer

The circuit operation was also verified using a reverse phase dimmer and waveforms captured at different dimmer settings are shown below:






Figure 17. Reverse phase circuit at full brightness

Figure 18. Reverse phase circuit at 90° firing angle




Figure 19. Reverse phase circuit at 150° firing angle

8


Copyright © 2011–2013, Texas Instruments Incorporated



9 Thermal Performance

The board temperature was measured using an IR camera (HIS-3000, Wahl) while running under the following conditions: $V_{IN} = 120V_{RMS}$, $I_{LED} = 228$ mA, # of LEDs = 9, $P_{OUT} = 6.2$ W.


NOTE: Thermal performance is highly dependent on the user's final end-application enclosure, heatsinking methods, ambient operating temperature, and PCB board layout in addition to the electrical operating conditions. This LM3448 evaluation board is optimized to supply 6W of output power at room temperature without exceeding the thermal limitations of the LM3448. However higher output power levels can be achieved if precautions are taken not to exceed the power dissipation limits of the LM3448 package or die junction temperature. Please see the *LM3448 Phase Dimmable Offline LED Driver with Integrated FET Data Sheet* (SNOSB51) for additional details regarding its thermal specifications.



- Cursor 1: 61.5°C
- Cursor 2: 56.2°C
- Cursor 3: 57.7°C
- Cursor 4: 53.8°C
- Cursor 5: 52.9°C







- Cursor 1: 62.3°C
- Cursor 2: 58.8°C
- Cursor 3: 53.4°C





10 LM3448 Device Pin-Out






Table 1. Pin Description 16 Pin Narrow SOIC

Pin #	Name	Description		
1, 2, 15, 16	SW	Drain connection of internal 600V MOSFET.		
3, 14	NC	No connect. Provides clearance between high voltage and low voltage pins. Do not tie to GND.		
4	BLDR	Bleeder pin. Provides the input signal to the angle detect circuitry. A 230Ω internal resistor ensures BLDR is pulled down for proper angle sense detection.		
5, 12	GND	Circuit ground connection.		
6	V _{cc}	Input voltage pin. This pin provides the power for the internal control circuitry and gate driver. Connect a 22μ F (minimum) bypass capacitor to ground.		
7	ASNS	PWM output of the TRIAC dim decoder circuit. Outputs a 0 to 4V PWM signal with a duty cycle proportional to the TRIAC dimmer on-time.		
8	FLTR1	First filter input. The 120Hz PWM signal from ASNS is filtered to a DC signal and compared to a 3V, 5.85 kHz ramp to generate a higher frequency PWM signal with a duty cycle proportional to t TRIAC dimmer firing angle. Pull above 4.9V (typical) to TRI-STATE® DIM.		
9	DIM Input/output dual function dim pin. This pin can be driven with an external PWM signal to dim the LEDs. It may also be used as an output signal and connected to the DIM pin of other LM3448/LM3445 devices or LED drivers to dim multiple LED circuits simultaneously.			
10	COFF	OFF time setting pin. A user set current and capacitor connected from the output to this pin sets the constant OFF time of the switching controller.		
11	FLTR2	Second filter input. A capacitor tied to this pin filters the PWM dimming signal to supply a DC voltage to control the LED current. Could also be used as an analog dimming input.		
13	ISNS	LED current sense pin (internally connected to MOSFET source). Connect a resistor from ISNS to GND to set the maximum LED current.		

11 Demo Board Wiring Overview




Figure 23. Wiring Connection Diagram

Table 2. Test Points

Test Point	Name	I/O	Description	
TP3	LED +	Output	LED Constant Current Supply Supplies voltage and constant-current to anode of LED string.	
TP2	LED -	Output	LED Return Connection (not GND) Connects to cathode of LED string. Do NOT connect to GND.	
TP5	LINE	Input	AC Line Voltage Connects directly to AC line or output of TRIAC dimmer of a 120VAC system.	
TP4	NEUTRAL	Input	AC Neutral Connects directly to AC neutral of a 120VAC system.	

12 Demo Board Assembly



Figure 24. Top View






Figure 25. Bottom View



Design Guide





The following section explains how to design an isolated flyback converter using the LM3448. Refer to the *LM3448 Phase Dimmable Offline LED Driver with Integrated FET Data Sheet* (SNOSB51) for specific details regarding the function of the LM3448 device. All reference designators refer to the Evaluation Board Schematic in Figure 26 unless otherwise noted.



13.1 DCM Flyback Converter

This LED driver is designed to accurately emulate an incandescent light bulb and therefore behave as an emulated resistor. The resistor value is determined based on the LED string configuration and the desired output power. The circuit then operates in open-loop, with a fixed duty cycle based on a constant on-time and constant off-time that is set by selecting appropriate circuit components. Like an incandescent lamp, the driver is compatible with both forward and reverse phase dimmers. A key aspect of this design is that the converter operates in discontinuous conduction mode (DCM). DCM is implemented by ensuring that the flyback transformer current reaches zero before the end of the switching period.

By injecting a voltage proportional to the line voltage at the FLTR2 pin (see Figure 27), the LM3448 circuit is essentially turned into a constant power flyback converter operating in discontinuous conduction mode (DCM).




Figure 27. Direct Line-Injection Circuit




Figure 28. FLTR2 Waveform with No Dimmer

The LM3448 normally works as a constant off-time regulator, but by injecting a 1.0V_{PK} rectified AC voltage into the FLTR2 pin, the on-time can be made to be constant. With a DCM flyback converter the primary side current, i₁(t), needs to increase as the rectified input voltage, $V_{+}(t)$, increases as shown in the following equations,

$$v = L \frac{di}{dt}$$

or,

 $t_{ON} = L_{-}$

Therefore a constant on-time (since inductor L is constant) can be obtained.

Design Guide

(1)

(2)



Design Guide

www.ti.com

By using the line voltage injection technique, the FLTR2 pin has the voltage wave shape shown in Figure 28 on it with no TRIAC dimmer in-line. Peak voltage at the FLTR2 pin should be kept below 1.25V otherwise current limit will be tripped. Capacitor C11 in conjunction with resistor R15 acts a filter for noise. Using this technique a power factor greater than 0.95 can be achieved. Figure 29 shows how a constant on-time is maintained.




Figure 29. Typical Operation of FLTR2 Pin

Turns Ratio

The first step with an isolated design is to determine the transformer turns ratio. This can be an iterative process that will depend on the specified operating conditions, maximum stresses allowed for the LM3448 SW FET and re-circulating diode as well as transformer core parameters. For many LM3448 flyback designs, an integer turns ratio of 4 or 5 is a good starting point. The next step will be to verify that the chosen turns ratio results in operating conditions that do not violate any other component ratings.

Duty Cycle Calculation

The AC mains voltage at the line frequency f_L is assumed to be perfectly sinusoidal and the diode bridge ideal. This yields a perfect rectified sinusoid at the input to the flyback. The peak nominal input voltage $V_{IN-PK(NOM)}$ is defined in terms of the input voltage $V_{IN(NOM)}$,

$$V_{IN-PK(NOM)} = V_{IN(NOM)} \times \sqrt{2}$$

Duty cycle is calculated at the nominal peak input voltage $V_{IN-PK(NOM)}$. Note that this is the duty cycle for flyback operation at the boundary of continuous conduction mode (CCM) operation. In order to ensure that the converter is operating in DCM, the primary inductance of the transformer will be adjusted lower (refer to "Transformer" section).

$$D = \frac{(V_{OUT} \times n)}{(V_{OUT} \times n) + V_{IN-PK(NOM)}}$$

Peak Input Current Calculation

 $<\!P_{in}> \approx P_{OUT}$

100

Due to the direct line-injection, the flyback converter operates as a constant power converter. Therefore average input power over one line cycle will approximately equal the output power,

(4)

(3)



However since the input power has 120Hz ripple, the "peak" input power P_{IN-PK} will be equal to twice the output power,

$$P_{IN-PK} \approx \left(2 \times P_{OUT}\right)$$
(6)

Figure 30 illustrates the input current going into the primary side winding of the flyback transformer over one-half of a rectified input voltage line cycle.

The worst-case average input current is calculated at the minimum peak input voltage and targeted converter efficiency η ,


$$I_{IN-AVE} = \frac{2 \times P_{OUT}}{\eta \times V_{IN-PK}(MIN)}$$
(7)

where,

$$V_{\text{IN},\text{PK}(\text{MIN})} = V_{\text{IN}(\text{MIN})} \sqrt{2}$$
(8)

Next the worst-case peak input current $i_{IN-PK(MAX)}$ is calculated. From Figure 30, the area of the triangle (highlighted with the dashed oval) is the average input current. Therefore,

$$i_{\text{IN-PK}(MAX)} = \frac{2 \times I_{\text{IN-AVE}}}{D}$$
(9)





Switching MOSFET (SW FET)

From its datasheet, the LM3448's SW FET voltage breakdown rating $V_{DS(MAX)}$ is 600V. Due to a transformer's inherent leakage inductance, some ringing V_{RING} on the drain of the SW FET will be present and must also be taken into consideration when choosing a turns ratio. V_{RING} will depend on the design of the transformer. A good starting point is to design for 50V of ringing while planning for 100V of ringing if additional margin is needed.

The maximum reflected voltage V_{REFL} based on a turns ratio of "n" at the primary also needs to be calculated,

$$V_{REFL} = V_{OUT} \times n$$

(10)



Design Guide

The maximum SW FET drain-to-source voltage is then calculated based on the maximum reflected voltage V_{REFL} , ringing on the SW FET drain and the maximum peak input voltage $V_{IN-PK(MAX)}$,

$$V_{DS(MAX)} = V_{RING} + V_{REFL} + V_{IN-PK(MAX)}$$
(11)

where,

$$V_{\text{IN-PK}(\text{MAX})} = V_{\text{IN}(\text{MAX})} \sqrt{2}$$
(12)

and the following condition must be met,

$$V_{DS(MAX)} < 600V$$
 (13)

Peak and RMS SW FET currents are calculated along with maximum SW FET power dissipation based on the SW FET $R_{\text{DS-ON}}$ value,

$$I_{SWFET-PK(MAX)} = I_{IN-PK(MAX)} = \frac{2 \times I_{IN-AVE}}{D}$$
(14)

$$I_{SWFET-RMS(MAX)} = I_{IN-PK(MAX)} \times \sqrt{\frac{D}{3}}$$
(15)

$$P_{SWFET(MAX)} = I_{SWFET-RMS(MAX)}^{2} \times R_{DS-ON}$$
(16)

Current Limit

The peak current limit ILIM should be at least 25% higher than the maximum peak input current,

$$(R13||R14) = \frac{1.27V}{I_{LIM}} = \frac{1.27V}{1.25 \times I_{SWFET-PK(MAX)}}$$
(17)

The parallel sense resistor combination will need to dissipate the maximum power,

$$P_{[R13]|R14]} = I_{SWFET-RMS(MAX)}^{2} \times (R13||R14)$$
(18)

Re-circulating Diode

The main re-circulating diode (D4) should be sized to block the maximum reverse voltage $V_{RD4(MAX)}$, operate at the maximum average current $I_{D4(MAX)}$, and dissipate the maximum power $P_{D4(MAX)}$ as determined by the following equations,

$$V_{RD4(MAX)} = V_{OUT} + \left(\frac{V_{IN-PK(MAX)}}{n}\right)$$
(19)

$$I_{D4}(MAX) = I_{OUT}$$
(20)

$$P_{D4(MAX)} = I_{D4(MAX)} \times V_f(D4)$$
⁽²¹⁾

13.2 Transformer

Primary Inductance

The maximum peak input current $i_{\text{IN-PK(MAX)}}$ occurring at the minimum AC voltage peak $V_{\text{IN-PK(MIN)}}$ determines the worst case scenario that the converter must be designed for in order to stay in DCM. Using the equation for inductor voltage,

$$v = L \frac{di}{dt}$$
 (22)



(23)

and rearranging with the previously calculated parameters,

$$L_{CRIT} = \frac{V_{IN-PK(MIN)} \times D}{f_{SW} \times I_{IN-PK(MAX)}}$$

provides an inductance L_{CRIT} where the flyback converter will operate at the boundary of CCM for a switching frequency f_{SW} . In order to ensure DCM operation, a general rule of thumb is to pick a primary inductance L_P at 85% of the L_{CRIT} value.

Transformer Geometries and Materials

The length of the gap necessary for energy storage in the flyback transformer can be determined numerically; however, this can lead to non-standard designs. Instead, an appropriate A_L core value (a value somewhere between 65nH/turns² and 160nH/turns² is a good starting point) can be chosen that will imply the gap size. A_L is an industry standard used to define how much inductance, per turns squared, that a given core can provide. With the initial chosen A_L value, the number of turns on the primary and secondary are calculated,

$$N_{\rm p} = \sqrt{\frac{L_{\rm p}}{A_{\rm L}}}$$

$$N_{\rm S} = \frac{N_{\rm p}}{n}$$
(24)
(25)

Given the target operating frequency and the maximum output power, a core size can be chosen using the vendor's specifications and recommendations. This choice can then be validated by calculating the maximum operating flux density given the core cross-sectional area A_e of the chosen core,

$$B_{MAX} = \frac{L_P \times I_{IN-PK}(MAX)}{N_P \times A_e}$$
(26)

With most common core materials, the maximum operating flux density should be set somewhere between 250mT and 300mT. If the calculation is below this range, then A_L should be increased to the next standard value and the turns and maximum flux density calculations iterated. If the calculation is above this range, then A_L should be decreased to the next standard value and the turns and maximum flux density calculations iterated. With the flux density appropriately set, the core material for the chosen core size can be determined using the vendor's specifications and recommendations. Note that there are core materials that can tolerate higher flux densities; however, they are usually more expensive and not practical for these designs. The rest of the transformer design can be done with the aid of the manufacturer. There are calculated trade-offs between the different loss mechanisms and safety constraints that determine how well a transformer performs. This is an iterative process and can ultimately result in the choice of a new core or switching frequency range. The previous steps should reduce the number of iterations significantly but a good transformer manufacturer is invaluable for completion of the process.

Clamp

Figure 31 shows a large ringing (V_{RING}) on the SW FET drain due to the leakage inductance of the transformer and output capacitance of SW FET.







Figure 31. Switch Node Ringing

A clamp circuit is necessary to prevent damage to SW FET from excessive voltage. This evaluation board uses a transient voltage suppression (TVS) clamp D1, shown in Figure 32.





When the LM3448's internal SW FET is on and the drain voltage is low, the blocking diode (D3) is reverse biased and the clamp is inactive. When the SW FET is turned off, the drain voltage rises past the nominal voltage (reflected voltage plus the input voltage). If it reaches the TVS clamp voltage plus the input voltage, the clamp prevents any further rise. The TVS diode (D1) voltage is set to prevent the SW FET from exceeding its maximum rating and should be greater than the "output voltage x turns ratio" but less than the expected amount of ringing,

$$V_{\text{TVS-D1}} = \frac{3}{2} \times V_{\text{REFL}}$$

(27)

This clamp method is fairly efficient and very simple compared to other commonly used methods. Note that if the ringing is large enough that the clamp activates, the ringing energy is radiated at higher frequencies. Depending on PCB layout, EMI filtering method, and other application specific items, the clamp can present problems with regards to meeting radiated EMI standards. If the TVS clamp becomes problematic, there are many other clamp options easily found in a basic literature search.



13.3 Bias Supplies and Capacitances

The bias supply circuits shown in Figure 33 and Figure 34 enables instant turn-on through Q1 while providing an auxiliary winding for high efficiency steady state operation. The two bias paths are each connected to VCC through a diode (D8, D9) to ensure the higher of the two is providing V_{cc} current.




Figure 33. Bias Supply Circuits




Figure 34. Auxiliary Winding Bias Circuit

PassFET Bias Circuit

The passFET (Q1) is used in its linear region to stand-off the line voltage from the LM3448 regulator. Both the V_{cc} startup current and discharging of the EMI filter capacitance for proper phase angle detection are handled by Q1. Therefore Q1 has to block the maximum peak input voltage and have both sufficient surge and power handling capability with regards to its safe operating area (SOA). The design equations are,

$$V_{Q1} = V_{IN-PK(MAX)}$$

(28)



(30)

Design Guide

$$I_{Q1} = \frac{V_{Z(D7)} - V_{GS(Q1)}}{R8}$$
(29)
$$P_{Q1} \approx V_{Q1} \times I_{Q1}$$
(30)

Note that if additional TRIAC holding current is to be sourced through Q1, then the transistor will need to be sized appropriately to handle the additional current and power dissipation requirements.

Auxiliary Winding Bias Circuit

For high efficiency during steady-state operation, an additional winding is used to establish an auxiliary voltage V_{AUX} used to provide a V_{CC} bias voltage. A minimum value of 13V is recommended for V_{AUX}. An auxiliary transformer turns ratio n_{AUX} and corresponding turns calculation is used to size the primary auxiliary winding N_A ,

$$n_{AUX} = \frac{V_{OUT}}{V_{AUX}}$$

$$N_A = \frac{N_S}{n_{AUX}}$$
(31)
(32)

The minimum primary bias supply capacitance (C7||C8), given a minimum V_{cc} ripple specification at twice the line frequency f_{2L} , is calculated to keep V_{CC} above UVLO at the worst-case current,

$$(C7||C8) = \frac{I_{CC}}{\Delta V_{CC} \times f_{2L}}$$
(33)

Input Capacitance

The input capacitor of the flyback (C1) has to be able to provide energy during the worst-case switching period at the peak of the AC voltage input. C1 should be a high frequency, high stability capacitor (usually a metallized film capacitor, either polypropylene or polyester) with an AC voltage rating equal to the maximum input voltage. C1 should also have a DC voltage rating exceeding the maximum peak input voltage + half of the peak to peak input voltage ripple specification. The minimum required input capacitance is calculated given the same ripple specification,

$$C1 = \frac{L_{p} \times I_{p, PK(MAX)}^{2}}{\left(V_{IN-PK(MIN)} + \frac{\Delta V_{IN-PK}}{2}\right)^{2} - \left(V_{IN-PK(MIN)} - \frac{\Delta V_{IN-PK}}{2}\right)^{2}}$$
(34)

Output Capacitance

C3 should be a high quality electrolytic capacitor with a voltage rating greater than the specified overvoltage protection threshold V_{ovp}. Given the desired voltage ripple, the minimum output capacitance is calculated.

$$C3 = \frac{P_{OUT}}{\left(2\pi \times f_{L} \times V_{OUT} \times \Delta V_{OUT}\right)}$$
(35)

n



13.4 COFF Current Source

The current source used to establish the constant off-time is shown in Figure 35. Capacitor C12 will be charged with a constant current through resistor R16. A zener diode D6 is placed across R16 which establishes a stable voltage reference for the current source with inherent V_{cc} ripple rejection.




Figure 35. COFF Current Source Circuit

The current that charges up capacitor C12 is set up by the voltage across resistor R16,

$$i_{C} = \frac{(V_{Z(D6)} - V_{BE(Q4)})}{R16}$$
(36)

Typically the current through R16 is a value between 40µA and 100µA,

$$R16 = \frac{(V_{Z(D6)} - V_{BE(Q4)})}{i_{C}}$$
(37)

For capacitor C12 it is also known that,

$$i_{\rm C} = \mathbf{C} \times \frac{\mathrm{d}\mathbf{v}}{\mathrm{d}\mathbf{t}}$$
(38)

or,

$$i_{c} = C12 \times \frac{1.276V}{t_{off}}$$
(39)

The off-time t_{OFF} is then calculated where T_s is the switching period,

$$t_{OFF} = T_{S} - (D \times T_{S})$$
(40)

Re-arranging and substituting equations shows,

$$C12 = \frac{t_{OFF} \times (V_{Z(D6)} - V_{BE(Q4)})}{R16 \times (1.276V)}$$
(41)



Design Guide

13.5 TRIAC Holding Circuit

An optional TRIAC holding current circuit is also provided on the evaluation board as shown in Figure 36. The DIM pin signal is applied through an RC filter as a varying DC voltage to Q3 such that the voltage on the FLTR2 pin is adjusted and additional holding current can be sinked.




Figure 36. TRIAC Holding Circuit

13.6 Overvoltage Protection

The circuit described in Figure 37 provides over-voltage protection (OVP) in case of LED open circuit failure. The use of this circuit is recommended for stand-alone LED driver designs where it is essential to recover from a momentary open circuit without damaging any part of the circuit. In the case of an integrated LED lamp (where the LED load is permanently connected to the driver output) a simple zener diode or TVS based overvoltage protection is suggested as a cost effective solution. The zener diode/TVS offers protection against a single open circuit event and prevents the output voltage from exceeding the regulatory limits. Depending on the LED driver design specifications, either one or both techniques can be used to meet the target regulatory agency approval




Figure 37. OVP Circuit

The OVP threshold is programmable and is set by selecting appropriate value of zener diode D13. The resistor capacitor (R19, C15) combination across the base of transistor Q5 is used to filter the voltage ripple present on the auxiliary voltage and prevent false OVP tripping due to voltage spikes caused by leakage inductance.

The circuit operation is simple and based on biasing of transistor Q5 during fault conditions such that it pulls down the voltage on the FLTR2 pin to ground. The bias current depends on how much overdrive voltage is generated above the zener diode threshold. For proper circuit operation, it is recommended to design for 4V overdrive in order to adequately bias the transistor. Therefore the zener diode should be selected based on the expression,

$$V_z = \frac{N_A}{N_S} \times V_{OVP} - 4$$

(42)

where, V_z is the zener diode threshold, N_A and N_s are the number of transformer auxiliary and secondary turns respectively, and V_{OVP} is the maximum specified output voltage.

13.7 Input Filter

Background

Since the LM3448 is used for AC to DC systems, electromagnetic interference (EMI) filtering is critical to pass the necessary standards for both conducted and radiated EMI. This filter will vary depending on the output power, the switching frequencies, and the layout of the PCB. There are two major components to EMI: differential noise and common-mode noise. Differential noise is typically represented in the EMI spectrum below approximately 500kHz while common-mode noise shows up at higher frequencies.




Figure 38. Input EMI Filter

Conducted

Figure 38 shows a typical filter used with this LM3448 flyback design. In order to conform to conducted standards, a fourth order filter is implemented using inductors and "X" rated AC capacitors. If sized properly, this filter design can provide ample attenuation of the switching frequency and lower order harmonics contributing to differential noise. A "Y" rated AC capacitor (C13) from the primary ground to the secondary ground is also critical for reduction of common-mode noise (refer to "Evaluation Board Schematic". This combination of filters along with any necessary damping can easily provide a passing conducted EMI signature.

Radiated

Conforming to radiated EMI standards is much more difficult and is completely dependent on the entire system including the enclosure. C13 will also help reduce radiated EMI; however, reduction of dV/dt on switching edges and PCB layout iterations are frequently necessary as well. Consult available literature and/or an EMI specialist for help with this. Several iterations of component selection and layout changes may be necessary before passing a specific radiated EMI standard.



Interaction with Dimmers

In general input filters and forward phase dimmers do not work well together. The TRIAC needs a minimum amount of holding current to function. The converter itself is demanding a certain amount of current from the input to provide to its output, and the input filter is providing or taking current depending upon the dV/dt of the capacitors. The best way to deal with this problem is to minimize filter capacitance and increase the regulated hold current until there is enough current to satisfy the dimmer and filter simultaneously.

13.8 Inrush Limiting and Damping

Inrush

With a forward phase dimmer, a very steep rising edge causes a large inrush current every cycle as shown in Figure 39. Series resistance (R5, R18) can be placed between the filter and the TRIAC to limit the effect of this current on the converter and to provide some of the necessary holding current at the same time. This will degrade efficiency but some inrush protection is always necessary in any AC system due to startup. The size of R5 and R18 are best found experimentally as they provide attenuation for the whole system.




Figure 39. Inrush Current Spike

Damper

The inrush spike can also excite a resonance between the input filter of the TRIAC and the input filter of the converter. The associated interaction can cause the current to ring negative, as shown in Figure 39, thereby shutting off the TRIAC. A TRIAC damper can be placed between the dimmer and the EMI filter to absorb some of the ringing energy and reduce the potential for misfires. The damper is also best sized experimentally due to the large variance in TRIAC input filters. Resistors R5 and R18 can also be increased to help dampen the ringing at the expense of some efficiency and power factor performance.



14 Design Calculations

The following is a step-by-step procedure with calculations for a 120V, 6.5W flyback design.

14.1 Specifications

 $f_{1} = 60Hz$ $f_{SW(MIN)} = 72 kHz$ $V_{IN(NOM)} = 120VAC$ $V_{IN(MIN)} = 85VAC$ $V_{IN(MAX)} = 135VAC$ $I_{LED} = 245 mA$ $\Delta v_{OUT} = 1V$ $\Delta v_{IN-PK} = 35V$ SW FET $V_{DS(MAX)} = 600V$ SW FET $R_{DS-ON} = 3.5\Omega$ $V_{f(D4)} = 0.8V$ $V_{RING} = 50V$ $P_{OUT(MAX)} = 6.5W$ $V_{OUT} = 26.5V$ $V_{OVP} = 47V$ $V_{AUX} = 13V$ n = 85% n = 4 $A_1 = 80 nH/turns^2$ $A_{e} = 19.49 \text{mm}^{2}$ $V_{CC} = 12V$ $V_{Z(D6)} = 5.1V$ $V_{BE(Q4)} = 0.7V$ V_{Z(D7)}=12V R8=49.9kΩ $V_{GS(Q1)}=0.7V$

14.2 Preliminary Calculations

Nominal peak input voltage:

$$V_{IN-PK(NOM)} = 120V\sqrt{2} = 170V$$

Maximum peak input voltage:

$$V_{IN-PK(MAX)} = 135V\sqrt{2} = 191V$$
 (44)

Minimum peak input voltage:

$$V_{IN-PK(MIN)} = 85V\sqrt{2} = 120V$$

SNOA554C-October 2011-Revised May 2013 Submit Documentation Feedback (43)

(45)

Design Calculations

Maximum average input current:

$$I_{\rm IN-AVE} = \frac{2 \times 6.5 W}{0.85 \times 120 V} = 0.127 A$$
(46)

Duty cycle:

$$D = \frac{(26.5V \times 4)}{(26.5V \times 4) + 170V} = 38.4\%$$
(47)

Maximum peak input current:

.

.

$$I_{\text{IN-PK}(\text{MAX})} = \frac{(2 \times 0.127 \text{A})}{0.384} = 0.662 \text{A}$$
(48)

14.3 SW FET

Maximum reflected voltage:

$$V_{REFL} = 26.5V \times 4 = 106V$$
 (49)

Maximum drain-to-source voltage:

$$V_{DS(MAX)} = 50V + 106V + 191V = 347V$$
(50)

Maximum peak MosFET current:

$$I_{SWFET-PK(MAX)} = 0.662A$$
 (51)

Maximum RMS MosFET current:

$$I_{SWFET-RMS(MAX)} = 0.662A \times \sqrt{\frac{0.384}{3}} = 0.237A$$
 (52)

Maximum power dissipation:

$$P_{SWFET(MAX)} = (0.237 A)^2 \times 3.5 \Omega = 0.196 W$$
(53)

14.4 Current Sense

Current Limit:

$$I_{LIM} = 1.25 \times 0.662 A = 0.827 A$$
 (54)

Sense resistor:

$$R_{SNS} = (R13||R14) = \frac{1.27V}{0.827A} = 1.54\Omega$$
(55)

Power dissipation:

$$P_{[R13][R14]} = (0.237 A)^2 \times 1.54 \Omega = 0.086 W$$

Resulting component choice:

(56)



14.5 Recirculating Diode

Maximum reverse blocking voltage:

$V_{RD4(MAX)} = 26.5V + \frac{191V}{4} = 74.3V$	(58)
Maximum peak diode current:	

$$I_{D4-PK(MAX)} = 0.662V \times 4 = 2.65A$$
 (59)

Maximum average diode current:

$$I_{D4(MAX)} = 0.245A$$
 (60)

Maximum power dissipation:

$$P_{D4(MAX)} = 0.245 A \times 0.8 V = 0.196 W$$
 (61)

Resulting component choice:

14.6 Transformer

Calculated primary inductance:

$$L_{CRIT} = \frac{120V \times 0.384}{72kHz \times 0.662A} = 970\mu H$$
(63)

Chosen primary inductance:

$$L_{p} = 0.85 \times L_{CRIT} = 824 \mu H$$
 (64)

Number of primary turns:

$$N_{\rm p} = \sqrt{\frac{824\,\mu\,\mathrm{H}}{80\,\mathrm{nH/turns^2} \times (1E-9)}} = 102 \mathrm{turns}$$

Number of secondary turns:

$$N_s = \frac{102}{4} = 26 turns$$
 (66)

Number of auxiliary turns:

$$n_{AUX} = \frac{26.5V}{13V} = 2.04$$
 (67)

$$N_{A} = \frac{26}{2.04} = 13$$
turns (68)

Maximum flux density:

$$B_{MAX} = \frac{824\mu H \times 0.662A}{102 \times 19.49 \text{ mm}^2} \times 1E6 = 0.276T$$

(69)

(65)



Design Calculations

Resulting component choice:

$$N_p = 102 turns$$

 $N_s = 26 turns$
 $N_A = 13 turns$
(70)

14.7 COFF Current Source

Calculate off-time,

t_{OFF}=13.9µs-(0.384×13.9µs)=8.5µs (71)

Choose current through resistor R16: 50µA

Calculate R16,

$$R16 = \frac{(5.1V - 0.7V)}{50\mu A} = 88k\Omega$$
(72)

Calculate capacitor C12,

$$C12 = \frac{8.5\mu s \times (5.1V - 0.7V)}{88k\Omega \times (1.276V)} = 335 pF$$
(73)

14.8 PassFET

Calculate maximum peak voltage:

$$V_{Q1} = V_{IN-PK(MAX)} = 191V$$
 (74)

Calculate current:

$$I_{Q1} = \frac{12V - 0.7V}{49.9k\Omega} = 226\mu A$$
(75)

Calculate power dissipation:

P₀₁≈191V×226µA=40mW (76)

Resulting component choice:

Q1=260mA, 240V (77)

14.9 Input Capacitance

Minimum capacitance:

$$C1 = \frac{(824 \,\mu\,\mathrm{H} \times 0.662\,\mathrm{A})^2}{\left(120\,\mathrm{V} + \frac{35\,\mathrm{V}}{2}\right)^2 - \left(120\,\mathrm{V} - \frac{35\,\mathrm{V}}{2}\right)^2} = 43\,\mathrm{nF}$$
(78)

AC Voltage rating:

$$V_{C2(AC Rating)} > 135 VAC$$
(79)

DC Voltage rating:

14.10

14.11

14.12

$V_{C2(DC Rating)} > 191V + \frac{35V}{2} = 209V$	
Resulting component choice:	(80)
C1=0.047µF, 200VAC,400VDC	(81)
0 Output Capacitance	
Minimum capacitance:	
6.5W	
$C3 = \frac{6.5W}{(2\pi \times 60Hz \times 26.5V \times 1V)} = 650\mu F$	(82)
Voltage rating:	
V _{C3} >47V	(83)
Resulting component choice:	
C3=680µF,50V	(84)
1 Overvoltage Protection Zener Diode	
Calculate Zener diode:	
$V_z = \left(\frac{13}{26} \times 47V\right) - 4 = 19V$	(85)
Resulting component choice:	
$V_z = 18V$	(86)
2 Transil Clamp	

TVS clamp voltage:

$$V_{\text{TVS-D1}} = \left(\frac{3}{2}\right) \times 106 \text{V} = 159 \text{V}$$
(87)

Resulting component choice:



Evaluation Board Schematic

www.ti.com




Figure 40. Evaluation Board Schematic



WARNING

The LM3448 evaluation board has exposed high voltage components that present a shock hazard. Caution must be taken when handling the evaluation board. Avoid touching the evaluation board and removing any cables while the evaluation board is operating. Isolating the evaluation board rather than the oscilloscope is highly recommended.

WARNING

The ground connection on the evaluation board is NOT referenced to earth ground. The oscilloscope should be powered via an isolation transformer before an oscilloscope ground lead is connected to the evaluation board.

WARNING

The LM3448 evaluation board should not be powered with an open load. For proper operation, ensure that the desired number of LEDs are connected at the output before applying power to the evaluation board.

Part ID	Description	Manufacturer	Part Number
C1	CAP .047UF 400V METAL POLYPRO	EPCOS Inc	B32559C6473K000
C2	CAP FILM MKP .015UF 310VAC X2	Vishay/BC Components	BFC233820153
C3	CAP ALUM 680UF 50V 20% RADIAL	Nichicon	UPW1H681MHD
C4, C15	CAP, CERM, 1uF, 35V, +/-10%, X7R, 0805	Taiyo Yuden	GMK212B7105KG-T
C5, C9	CAP CER .15UF 250V X7R 1210	TDK	C3225X7R2E154K
C6	CAP .10UF 305VAC EMI SUPPRESSION	EPCOS	B32921C3104M
C7	CAP, CERM, 0.1µF, 16V, +/-10%, X7R, 0805	Kemet	C0805C104K4RACTU
C8	CAP CER 47UF 16V X5R 1210	MuRata	GRM32ER61C476ME15L
C10	CAP CER .22UF 16V X7R 0603	MuRata	GRM188R71C224KA01D
C11	Ceramic, X7R, 50V, 10%	MuRata	GRM188R71H222KA01D
C12	CAP CER 330PF 50V 5% C0G 0603	MuRata	GRM1885C1H331JA01D
C13	CAP CER 2200PF 250VAC X1Y1 RAD	TDK Corporation	CD12-E2GA222MYNS
C14	CAP CERM .47UF 10% 25V X5R 0805	AVX	08053D474KAT2A
D1	DIODE TVS 120V 400W UNI 5% SMA	Littlefuse	SMAJ120A
D2	Diode, Switching-Bridge, 400V, 0.8A, MiniDIP	Diodes Inc.	HD04-T
D3	DIODE RECT GP 1A 1000V MINI-SMA	Comchip Technology	CGRM4007-G
D4	DIODE SCHOTTKY 100V 1A SMA	ST Microelectronics	STPS1H100A
D5	DIODE ZENER 47V 3W SMB	ON Semi	1SMB5941BT3G
D6	DIODE ZENER 5.1V 200MW SOD-523F	Fairchild Semiconductor	MM5Z5V1
D7	DIODE ZENER 12V 200MW	Fairchild Semiconductor	MM5Z12V
D8	DIODE SWITCH 200V 200MW	Diodes Inc	BAV20WS-7-F

Table 3. Bill of Materials




Table 3. Bill of Materials (continued)					
D9, D10, D12	IC DIODE SCHOTTKY SS SOD-323	STMicroelectronics	BAT46JFILM		
D11	DIODE ZENER 13V 200MW SOD-323	Diodes Inc.	DDZ13BS-7		
D13	DIODE ZENER 18V 400MW SOD323	NXP Semi	PDZ18B,115		
L1, L2	INDUCTOR 4700UH .13A RADIAL	TDK Corp	TSL0808RA-472JR13-PF		
Q1	MOSFET N-CH 240V 260MA SOT-89	Infineon Technologies	BSS87 L6327		
Q2	TRANSISTOR NPN 300V SOT23	Diodes Inc	MMBTA42-7-F		
Q3	MOSFET, N-CH, 100V, 170A, SOT-323	Diodes Inc.	BSS123W-7-F		
Q4	TRANS GP SS PNP 40V SOT323	On Semiconductor	MMBT3906WT1G		
Q5	TRANS GP SS NPN 40V SOT323	ON Semi	MMBT3904WT1G		
R1, R3	RES, 200k ohm, 1%, 0.25W, 1206	Vishay-Dale	CRCW1206200KFKEA		
R2, R7	RES, 309k ohm, 1%, 0.25W, 1206	Vishay-Dale	CRCW1206309KFKEA		
R4	RES, 430 ohm, 5%, 0.25W, 1206	Vishay-Dale	CRCW1206430RJNEA		
R5, R18	RES 33 OHM 2W 10% AXIAL	TT Electronics/Welwyn	EMC2-33RKI		
R6, R24	RES, 10.5k ohm, 1%, 0.125W, 0805	Vishay-Dale	CRCW080510K5FKEA		
R8, R11	RES, 49.9k ohm, 1%, 0.1W, 0603	Vishay-Dale	CRCW060349K9FKEA		
R9	RES, 100k ohm, 1%, 0.1W, 0603	Vishay-Dale	CRCW0603100KFKEA		
R10	DNP	-	-		
R12	RES, 10.0k ohm, 1%, 0.1W, 0603	Vishay-Dale	CRCW060310K0FKEA		
R13, R17	RES, 10.0 ohm, 1%, 0.125W, 0805	Vishay-Dale	CRCW080510R0FKEA		
R14	RES 2.20 OHM 1/4W 1% 1206 SMD	Vishay/Dale	CRCW12062R20FKEA		
R15	RES, 3.48k ohm, 1%, 0.1W, 0603	Vishay-Dale	CRCW06033K48FKEA		
R16	RES, 84.5k ohm, 1%, 0.1W, 0603	Vishay-Dale	CRCW060384K5FKEA		
R19	RES, 100 ohm, 1%, 0.125W, 0805	Vishay-Dale	CRCW0805100RFKEA		
R20	RES, 30.1k ohm, 1%, 0.1W, 0603	Vishay-Dale	CRCW060330K1FKEA		
R22	RES, 40.2 ohm, 1%, 0.125W, 0805	Vishay-Dale	CRCW080540R2FKEA		
T1	Transformer	Wurth Electronics Midcom	750813046 Rev. 00		
U1	IC LED Driver	Texas Instruments	LM3448		
			•		

Table 3. Bill of Materials (continued)



16 Transformer Design

Mfg: Wurth Electronics Midcom, Part #: 750813046 Rev.00



Designed to comply with the following requirements as defined by IEC60950-1, EN60950-1, UL60950-1/CSA60950-1 and AS/NZS60950.1: - Reinforced insulation for a primary circuit at a working voltage of 400VDC.

17 PCB Layout

NOTE: Spacing between traces and components of this evaluation board are based on high voltage recommendations for designs that will be potted. Users are cautioned to satisfy themselves as to the suitability of this design for the intended end application and take any necessary precautions where high voltage layout and spacing rules must be followed.




Figure 41. Top Layer




Figure 42. Bottom Layer

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated