


SCAS296N-JANUARY 1993-REVISED MAY 2005

FEATURES

- Operate From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 6.5 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})

- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



DESCRIPTION/ORDERING INFORMATION

The SN54LVC374A octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation, and the SN74LVC374A octal edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V V_{CC} operation.

These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCAS296N-JANUARY 1993-REVISED MAY 2005

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

| | | ORDERING | | |
|----------------|-------------|----------------------|-----------------------|------------------|
| T _A | PAG | CKAGE ⁽¹⁾ | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
| | PDIP – N | Tube of 20 | SN74LVC374AN | SN74LVC374AN |
| | QFN – RGY | Reel of 1000 | SN74LVC374ARGYR | LC374A |
| | | Tube of 25 | SN74LVC374ADW | 1.1/00744 |
| | SOIC – DW | Reel of 2000 | SN74LVC374ADWR | – LVC374A |
| 40%C to 05%C | SOP – NS | Reel of 2000 | SN74LVC374ANSR | LVC374A |
| -40°C to 85°C | SSOP – DB | Reel of 2000 | SN74LVC374ADBR | LC374A |
| | | Tube of 70 | SN74LVC374APW | |
| | TSSOP – PW | Reel of 2000 | SN74LVC374APWR | LC374A |
| | | Reel of 250 | SN74LVC374APWT | _ |
| | TVSOP – DGV | Reel of 2000 | SN74LVC374ADGVR | LC374A |
| | CDIP – J | Tube of 20 | SNJ54LVC374AJ | SNJ54LVC374AJ |
| -55°C to 125°C | CFP – W | Tube of 85 | SNJ54LVC374AW | SNJ54LVC374AW |
| | LCCC – FK | Tube of 55 | SNJ54LVC374AFK | SNJ54LVC374AFK |


ORDERING INFORMATION

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (EACH FLIP-FLOP)

| | INPUTS | | OUTPUT |
|----|------------|---|----------------|
| OE | CLK | D | Q |
| L | \uparrow | н | Н |
| L | \uparrow | L | L |
| L | H or L | Х | Q ₀ |
| н | Х | Х | Z |

LOGIC DIAGRAM (POSITIVE LOGIC)



To Seven Other Channels

SCAS296N-JANUARY 1993-REVISED MAY 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|------------------|--|---|------|-----------------------|------|
| V _{CC} | Supply voltage range | | -0.5 | 6.5 | V |
| VI | Input voltage range ⁽²⁾ | | -0.5 | 6.5 | V |
| Vo | Voltage range applied to any output in the high- | -impedance or power-off state ⁽²⁾⁽³⁾ | -0.5 | 6.5 | V |
| Vo | Voltage range applied to any output in the high | or low state | -0.5 | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | V ₁ < 0 | | -50 | mA |
| I _{OK} | Output clamp current | V ₀ < 0 | | -50 | mA |
| I _O | Continuous output current | | | ±50 | mA |
| | Continuous current through V_{CC} or GND | | | ±100 | mA |
| | | DB package ⁽⁴⁾ | | 70 | |
| | | DGV package ⁽⁴⁾ | | 92 | |
| | | DW package ⁽⁴⁾ | | 58 | |
| θ_{JA} | Package thermal impedance | N package ⁽⁴⁾ | | 69 | °C/W |
| | | NS package ⁽⁴⁾ | | 60 | |
| | | PW package ⁽⁴⁾ | | 83 | |
| | | RGY package ⁽⁵⁾ | | 37 | |
| T _{stg} | Storage temperature range | | -65 | 150 | °C |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

(5) The package thermal impedance is calculated in accordance with JESD 51-5.

SCAS296N-JANUARY 1993-REVISED MAY 2005

TEXAS INSTRUMENTS www.ti.com

Recommended Operating Conditions⁽¹⁾

| | | | SN54LVC | 374A | SN74L | /C374A | |
|---------------------|------------------------------------|--|---------|-----------------|----------------------|----------------------|------|
| | | | MIN | MAX | MIN | MAX | UNIT |
| V | Supply voltage | Operating | 2 | 3.6 | 1.65 | 3.6 | V |
| V_{CC} | Supply voltage | Data retention only | 1.5 | | 1.5 | | V |
| | | V _{CC} = 1.65 V to 1.95 V | | | $0.65 \times V_{CC}$ | | |
| V _{IH} | High-level input voltage | V_{CC} = 2.3 V to 2.7 V | | | 1.7 | | V |
| | | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | 2 | | 2 | | |
| | | $V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$ | | | | $0.35 \times V_{CC}$ | |
| V _{IL} | Low-level input voltage | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | | | 0.7 | V |
| | | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | | 0.8 | | 0.8 | |
| VI | Input voltage | | 0 | 5.5 | 0 | 5.5 | V |
| V | Output veltage | High or low state | 0 | V _{CC} | 0 | V _{CC} | V |
| Vo | Output voltage | 3-state | 0 | 5.5 | 0 | 5.5 | v |
| | | V _{CC} = 1.65 V | | | | -4 | |
| | Lick lovel extent extend | V _{CC} = 2.3 V | | | | -8 | |
| I _{OH} | High-level output current | V _{CC} = 2.7 V | | -12 | | -12 | mA |
| | | $V_{CC} = 3 V$ | | -24 | | -24 | |
| | | V _{CC} = 1.65 V | | | | 4 | |
| | | V _{CC} = 2.3 V | | | | 8 | |
| I _{OL} | Low-level output current | V _{CC} = 2.7 V | | 12 | | 12 | mA |
| | | $V_{CC} = 3 V$ | | 24 | | 24 | |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | · · · · · · · · · · · · · · · · · · · | | 10 | | 10 | ns/V |
| T _A | Operating free-air temperature | | -55 | 125 | -40 | 85 | °C |

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCAS296N-JANUARY 1993-REVISED MAY 2005

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| | | • | | SN54 | LVC374A | | SN74 | LVC374A | | |
|------------------|---|--------------------|-----------------|----------------|--------------------|------|----------------|--------------------|------|------|
| PARAMETER | TEST CONDITION | 5 | V _{cc} | MIN | TYP ⁽¹⁾ | MAX | MIN | TYP ⁽¹⁾ | MAX | UNIT |
| | 1 100 1 | | 1.65 V to 3.6 V | | | | $V_{CC} - 0.2$ | | | |
| | $I_{OH} = -100 \ \mu A$ | | 2.7 V to 3.6 V | $V_{CC} - 0.2$ | | | | | | |
| | $I_{OH} = -4 \text{ mA}$ | | 1.65 V | | | | 1.2 | | | |
| V _{OH} | I _{OH} = -8 mA | | 2.3 V | | | | 1.7 | | | V |
| | | | 2.7 V | 2.2 | | | 2.2 | | | |
| | I _{OH} = -12 mA | | 3 V | 2.4 | | | 2.4 | | | |
| | I _{OH} = -24 mA | | 3 V | 2.2 | | | 2.2 | | | |
| | L 400 A | | 1.65 V to 3.6 V | | | | | | 0.2 | |
| | I _{OL} = 100 μA | | 2.7 V to 3.6 V | | | 0.2 | | | | |
| V | $I_{OL} = 4 \text{ mA}$ | | 1.65 V | | | | | | 0.45 | |
| V _{OL} | I _{OL} = 8 mA | | 2.3 V | | | | | | 0.7 | V |
| | I _{OL} = 12 mA | | 2.7 V | | | 0.4 | | | 0.4 | |
| | I _{OL} = 24 mA | | 3 V | | | 0.55 | | | 0.55 | |
| I _I | V _I = 0 to 5.5 V | | 3.6 V | | | ±5 | | | ±5 | μA |
| I _{off} | $V_{\rm I}$ or $V_{\rm O}$ = 5.5 V | | 0 | | | | | | ±10 | μA |
| I _{OZ} | V _O = 0 to 5.5 V | | 3.6 V | | | ±15 | | | ±10 | μΑ |
| | $V_{I} = V_{CC}$ or GND | | 0.0.1/ | | | 10 | | | 10 | • |
| I _{CC} | $3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(2)}$ | l _O = 0 | 3.6 V | | | 10 | | | 10 | μA |
| ΔI_{CC} | One input at $V_{CC} - 0.6 V$, Other inputs at V_{CC} or GN | ID | 2.7 V to 3.6 V | | | 500 | | | 500 | μΑ |
| Ci | $V_{I} = V_{CC}$ or GND | | 3.3 V | | 4 | 12 | | 4 | | pF |
| Co | $V_0 = V_{CC}$ or GND | | 3.3 V | | 5.5 | 12 | | 5.5 | | pF |

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C. (2) This applies in the disabled state only.

SCAS296N-JANUARY 1993-REVISED MAY 2005

TEXAS INSTRUMENTS www.ti.com

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| | | | SN54L\ | /C374A | | |
|--------------------|---------------------------------|-------------------|--------|------------------------------|--------------|------|
| | | V _{CC} = | 2.7 V | V _{CC} = 3 ± 0.3 | 3.3 V 3 V | UNIT |
| | | MIN | MAX | MIN | MAX | |
| f _{clock} | Clock frequency | | 80 | | 100 | MHz |
| tw | Pulse duration, CLK high or low | 3.3 | | 3.3 | | ns |
| t _{su} | Setup time, data before CLK1 | 2 | | 2 | | ns |
| t _h | Hold time, data after CLK1 | 1.5 | | 1.5 | | ns |

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| | | | | | SN74L\ | /C374A | | | | |
|--------------------|--|----------------------------|-----|----------------------------|--------|-------------------|-------|----------------------------|--------------|------|
| | | V _{CC} = ± 0.1 | | V _{CC} = ± 0.2 | | V _{CC} = | 2.7 V | V _{CC} = ± 0.3 | 3.3 V 3 V | UNIT |
| | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{clock} | Clock frequency | | (1) | | (1) | | 80 | | 100 | MHz |
| t _w | Pulse duration, CLK high or low | (1) | | (1) | | 3.3 | | 3.3 | | ns |
| t _{su} | Setup time, data before CLK [↑] | (1) | | (1) | | 2 | | 2 | | ns |
| t _h | Hold time, data after CLK^\uparrow | (1) | | (1) | | 1.5 | | 1.5 | | ns |

(1) This information was not available at the time of publication.

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| | | | | SN54LV | /C374A | | |
|------------------|-----------------|----------------|-------------------|--------|------------------------------|--------------|------|
| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = | 2.7 V | V _{CC} = 3 ± 0.3 | 3.3 V 3 V | UNIT |
| | | | MIN | MAX | MIN | MAX | |
| f _{max} | | | 80 | | 100 | | MHz |
| t _{pd} | CLK | Q | | 9.5 | 1 | 8.5 | ns |
| t _{en} | ŌĒ | Q | | 9.5 | 1 | 8.5 | ns |
| t _{dis} | ŌĒ | Q | | 8 | 1 | 7 | ns |

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| | | | | | | SN74L\ | /C374A | | | | |
|--------------------|-----------------|----------------|----------------------------|---|-----|-------------------|--|-----|--------------|------|-----|
| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = ± 0.1 | c = 1.8 V V _{CC} = 2.5 V 0.15 V ± 0.2 V | | V _{CC} = | $_{\rm C} = 2.7 \ {\rm V}$ $V_{\rm CC} = 3.3 \ {\rm V}$ $\pm 0.3 \ {\rm V}$ | | 3.3 V 3 V | UNIT | |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{max} | | | (1) | | (1) | | 80 | | 100 | | MHz |
| t _{pd} | CLK | Q | (1) | (1) | (1) | (1) | | 8.1 | 1.5 | 7 | ns |
| t _{en} | OE | Q | (1) | (1) | (1) | (1) | | 8.5 | 1.5 | 7.5 | ns |
| t _{dis} | ŌĒ | Q | (1) | (1) | (1) | (1) | | 7.1 | 1.5 | 6.5 | ns |
| t _{sk(o)} | | | | | | | | | | 1 | ns |

(1) This information was not available at the time of publication.

SCAS296N-JANUARY 1993-REVISED MAY 2005


Operating Characteristics

 $T_A = 25^{\circ}C$

| | PARAMETER | | TEST CONDITIONS | V _{CC} = 1.8 V TYP | V _{CC} = 2.5 V TYP | V _{CC} = 3.3 V TYP | UNIT |
|-----------------|-------------------------------|------------------|--------------------|--------------------------------|--------------------------------|--------------------------------|------|
| C | Power dissipation capacitance | Outputs enabled | f = 10 MHz | (1) | (1) | 54.5 | ρF |
| C _{pd} | per flip-flop | Outputs disabled | | (1) | (1) | 13.5 | μг |

(1) This information was not available at the time of publication.

SCAS296N-JANUARY 1993-REVISED MAY 2005



PARAMETER MEASUREMENT INFORMATION

Texas

ISTRUMENTS www.ti.com

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



18-Oct-2013

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | • | Pins | • | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|-------------------|----------|--------------|---------|------|------|----------------------------|------------------|--------------------|--------------|---|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| 5962-9757401Q2A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | 5962- 9757401Q2A SNJ54LVC 374AFK | Samples |
| 5962-9757401QRA | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-9757401QR A SNJ54LVC374AJ | Samples |
| 5962-9757401QSA | ACTIVE | CFP | W | 20 | 1 | TBD | Call TI | N / A for Pkg Type | -55 to 125 | 5962-9757401QS A SNJ54LVC374AW | Samples |
| 5962-9757401V2A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | 5962- 9757401V2A SNV54LVC 374AFK | Samples |
| 5962-9757401VRA | ACTIVE | CDIP | J | 20 | 20 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-9757401VR A SNV54LVC374AJ | Samples |
| 5962-9757401VSA | ACTIVE | CFP | W | 20 | 25 | TBD | Call TI | N / A for Pkg Type | -55 to 125 | 5962-9757401VS A SNV54LVC374AW | Samples |
| SN74LVC374ADBLE | OBSOLETE | SSOP | DB | 20 | | TBD | Call TI | Call TI | -40 to 85 | | |
| SN74LVC374ADBR | ACTIVE | SSOP | DB | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LC374A | Samples |
| SN74LVC374ADBRE4 | ACTIVE | SSOP | DB | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LC374A | Samples |
| SN74LVC374ADBRG4 | ACTIVE | SSOP | DB | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LC374A | Samples |
| SN74LVC374ADGVR | ACTIVE | TVSOP | DGV | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LC374A | Samples |
| SN74LVC374ADGVRE4 | ACTIVE | TVSOP | DGV | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LC374A | Samples |
| SN74LVC374ADGVRG4 | ACTIVE | TVSOP | DGV | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LC374A | Samples |
| SN74LVC374ADW | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVC374A | Samples |



PACKAGE OPTION ADDENDUM

18-Oct-2013

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish (6) | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Sample |
|------------------|----------|--------------|--------------------|------|----------------|----------------------------|-------------------------|--------------------|--------------|-------------------------|--------|
| SN74LVC374ADWE4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVC374A | Sample |
| SN74LVC374ADWG4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVC374A | Sample |
| SN74LVC374ADWR | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVC374A | Sample |
| SN74LVC374ADWRE4 | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVC374A | Sample |
| SN74LVC374ADWRG4 | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVC374A | Sample |
| SN74LVC374AN | ACTIVE | PDIP | Ν | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -40 to 85 | SN74LVC374AN | Sample |
| SN74LVC374ANE4 | ACTIVE | PDIP | Ν | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -40 to 85 | SN74LVC374AN | Sample |
| SN74LVC374ANSR | ACTIVE | SO | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVC374A | Sampl |
| SN74LVC374ANSRE4 | ACTIVE | SO | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVC374A | Sample |
| SN74LVC374ANSRG4 | ACTIVE | SO | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVC374A | Sample |
| SN74LVC374APW | ACTIVE | TSSOP | PW | 20 | 70 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LC374A | Sampl |
| SN74LVC374APWE4 | ACTIVE | TSSOP | PW | 20 | 70 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LC374A | Sampl |
| SN74LVC374APWG4 | ACTIVE | TSSOP | PW | 20 | 70 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LC374A | Sampl |
| SN74LVC374APWLE | OBSOLETE | TSSOP | PW | 20 | | TBD | Call TI | Call TI | -40 to 85 | | |
| SN74LVC374APWR | ACTIVE | TSSOP | PW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU CU SN | Level-1-260C-UNLIM | -40 to 85 | LC374A | Sampl |
| SN74LVC374APWRE4 | ACTIVE | TSSOP | PW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LC374A | Sampl |
| SN74LVC374APWRG4 | ACTIVE | TSSOP | PW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LC374A | Sampl |
| SN74LVC374APWT | ACTIVE | TSSOP | PW | 20 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LC374A | Sampl |



18-Oct-2013

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|-------------------|--------|--------------|---------|------|---------|----------------------------|------------------|---------------------|--------------|---|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| SN74LVC374APWTE4 | ACTIVE | TSSOP | PW | 20 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LC374A | Samples |
| SN74LVC374APWTG4 | ACTIVE | TSSOP | PW | 20 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LC374A | Samples |
| SN74LVC374ARGYR | ACTIVE | VQFN | RGY | 20 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | LC374A | Samples |
| SN74LVC374ARGYRG4 | ACTIVE | VQFN | RGY | 20 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | LC374A | Samples |
| SNJ54LVC374AFK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | 5962- 9757401Q2A SNJ54LVC 374AFK | Samples |
| SNJ54LVC374AJ | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-9757401QR A SNJ54LVC374AJ | Samples |
| SNJ54LVC374AW | ACTIVE | CFP | W | 20 | 1 | TBD | Call TI | N / A for Pkg Type | -55 to 125 | 5962-9757401QS A SNJ54LVC374AW | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

PACKAGE OPTION ADDENDUM

18-Oct-2013

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LVC374A, SN54LVC374A-SP, SN74LVC374A :

- Catalog: SN74LVC374A, SN54LVC374A
- Automotive: SN74LVC374A-Q1, SN74LVC374A-Q1
- Enhanced Product: SN74LVC374A-EP, SN74LVC374A-EP
- Military: SN54LVC374A
- Space: SN54LVC374A-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION



*All dimensions are nominal



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LVC374ADBR | SSOP | DB | 20 | 2000 | 330.0 | 16.4 | 8.2 | 7.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74LVC374ADGVR | TVSOP | DGV | 20 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LVC374ADWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.0 | 2.7 | 12.0 | 24.0 | Q1 |
| SN74LVC374ANSR | SO | NS | 20 | 2000 | 330.0 | 24.4 | 8.2 | 13.0 | 2.5 | 12.0 | 24.0 | Q1 |
| SN74LVC374APWR | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.1 | 1.6 | 8.0 | 16.0 | Q1 |
| SN74LVC374APWR | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.1 | 1.6 | 8.0 | 16.0 | Q1 |
| SN74LVC374APWRG4 | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.1 | 1.6 | 8.0 | 16.0 | Q1 |
| SN74LVC374APWT | TSSOP | PW | 20 | 250 | 330.0 | 16.4 | 6.95 | 7.1 | 1.6 | 8.0 | 16.0 | Q1 |
| SN74LVC374ARGYR | VQFN | RGY | 20 | 3000 | 330.0 | 12.4 | 3.8 | 4.8 | 1.6 | 8.0 | 12.0 | Q1 |

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

26-Jan-2013



| *All dimensions are nominal | | | | | | | | | |
|-----------------------------|--------------|-----------------|------|------|-------------|------------|-------------|--|--|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) | | |
| SN74LVC374ADBR | SSOP | DB | 20 | 2000 | 367.0 | 367.0 | 38.0 | | |
| SN74LVC374ADGVR | TVSOP | DGV | 20 | 2000 | 367.0 | 367.0 | 35.0 | | |
| SN74LVC374ADWR | SOIC | DW | 20 | 2000 | 367.0 | 367.0 | 45.0 | | |
| SN74LVC374ANSR | SO | NS | 20 | 2000 | 367.0 | 367.0 | 45.0 | | |
| SN74LVC374APWR | TSSOP | PW | 20 | 2000 | 367.0 | 367.0 | 38.0 | | |
| SN74LVC374APWR | TSSOP | PW | 20 | 2000 | 364.0 | 364.0 | 27.0 | | |
| SN74LVC374APWRG4 | TSSOP | PW | 20 | 2000 | 367.0 | 367.0 | 38.0 | | |
| SN74LVC374APWT | TSSOP | PW | 20 | 250 | 367.0 | 367.0 | 38.0 | | |
| SN74LVC374ARGYR | VQFN | RGY | 20 | 3000 | 367.0 | 367.0 | 35.0 | | |

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within Mil-Std 1835 GDFP2-F20



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA



- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products | | Applications | |
|------------------------------|--------------------------|-------------------------------|-----------------------------------|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | | |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessconne | ectivity | |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated