- State-of-the-Art BiCMOS Design Significantly Reduces I_{CCZ}
- Bus Transceivers/Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

SN54BCT646 . . . JT OR W PACKAGE
SN74BCT646 . . . DW OR NT PACKAGE
(TOP VIEW)

CLKAB	1	24	V_{CC}
SAB	2	23	CLKBA
DIR	3	22	SBA
A1	4	21	$\overline{OE}$
A2	5	20	B1
A3	6	19	B2
A4	7	18	B3
A5	8	17	B4
A6	9	16	B5
A7	10	15	B6
A8	11	14	B7
GND	12	13	B8

SN54BCT646 . . . FK PACKAGE
(TOP VIEW)

Pins (top): DIR, SAB, CLKAB, NC, V_{CC}, CLKBA, SBA (4 3 2 1 28 27 26)

A1	5	25	$\overline{OE}$
A2	6	24	B1
A3	7	23	B2
NC	8	22	NC
A4	9	21	B3
A5	10	20	B4
A6	11	19	B5

Pins (bottom): A7, A8, GND, NC, B8, B7, B6 (12 13 14 15 16 17 18)

NC – No internal connection

description/ordering information

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'BCT646 devices.

Output-enable ($\overline{OE}$) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus will receive data when $\overline{OE}$ is low. In the isolation mode ($\overline{OE}$ high), A data can be stored in one register and/or B data can be stored in the other register.

ORDERING INFORMATION

T_A	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	PDIP – NT	Tube	SN74BCT646NT	SN74BCT646NT
	SOIC – DW	Tube	SN74BCT646DW	BCT646
		Tape and reel	SN74BCT646DWR	
–55°C to 125°C	CDIP – JT	Tube	SNJ54BCT646JT	SNJ54BCT646JT
	CFP – W	Tube	SNJ54BCT646W	SNJ54BCT646W
	LCCC – FK	Tube	SNJ54BCT646FK	SNJ54BCT646FK

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TEXAS INSTRUMENTS

description/ordering information(continued)

When an output function is disabled, the input function still is enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down, $\overline{OE}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

21	3	1	23	2	22
$\overline{OE}$	DIR	CLKAB	CLKBA	SAB	SBA
L	L	X	X	X	L

REAL-TIME TRANSFER
BUS B TO BUS A

21	3	1	23	2	22
$\overline{OE}$	DIR	CLKAB	CLKBA	SAB	SBA
L	H	X	X	L	X

REAL-TIME TRANSFER
BUS A TO BUS B

21	3	1	23	2	22
$\overline{OE}$	DIR	CLKAB	CLKBA	SAB	SBA
X	X	↑	X	X	X
X	X	X	↑	X	X
H	X	↑	↑	X	X

STORAGE FROM
A, B, OR A AND B

21	3	1	23	2	22
$\overline{OE}$	DIR	CLKAB	CLKBA	SAB	SBA
L	L	X	H or L	X	H
L	H	H or L	X	H	X

TRANSFER STORED DATA
TO A AND/OR B

Pin numbers shown are for the DW, JT, NT, and W packages.

Figure 1. Bus-Management Functions

TEXAS
INSTRUMENTS

SN54BCT646, SN74BCT646
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

FUNCTION TABLE

INPUTS						DATA I/O		OPERATION OR FUNCTION
$\overline{OE}$	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
X	X	↑	X	X	X	Input	Unspecified†	Store A, B unspecified†
X	X	X	↑	X	X	Unspecified†	Input	Store B, A unspecified†
H	X	↑	↑	X	X	Input	Input	Store A and B data
H	X	H or L	H or L	X	X	Input disabled	Input disabled	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
L	H	X	X	L	X	Input	Output	Real-time A data to B bus
L	H	H or L	X	H	X	Input	Output	Stored A data to B bus

† The data output functions can be enabled or disabled by various signals at the $\overline{OE}$ and DIR inputs. Data input functions always are enabled, i.e., data at the bus pins is stored on every low-to-high transition of the clock inputs.

logic diagram (positive logic)

To Seven Other Channels

Pin numbers shown are for the DW, JT, NT, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} .... −0.5 V to 7 V
Input voltage range: Control inputs (see Note 1) .... −0.5 V to 7 V
                 I/O ports (see Note 1) .... −0.5 V to 5.5 V
Voltage range applied to any output in the disabled or power-off state, V_O .... −0.5 V to 7 V
Voltage range applied to any output in the high state, V_O .... −0.5 V to V_{CC}
Current into any output in the low state: SN54BCT646 .... 96 mA
                           SN74BCT646 .... 128 mA
Package thermal impedance, θ_{JA} (see Note 2): DW package .... 46°C/W
                        (see Note 3): NT package .... 67°C/W
Storage temperature range, T_{stg} .... −65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
         2. The package thermal impedance is calculated in accordance with JESD 51-7.
         3. The package thermal impedance is calculated in accordance with JESD 51-3.

recommended operating conditions (see Note 4)

		SN54BCT646			SN74BCT646			UNIT
		MIN	**NOM**	**MAX**	**MIN**	**NOM**	**MAX**	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{IK}	Input clamp current			−18			−18	mA
I_{OH}	High-level output current			−12			−15	mA
I_{OL}	Low-level output current			48			64	mA
T_A	Operating free-air temperature	−55		125	0		70	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54BCT646			SN74BCT646			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}		$V_{CC} = 4.5$ V,	$I_I = -18$ mA			−1.2			−1.2	V
V_{OH}		$V_{CC} = 4.5$ V	$I_{OH} = -3$ mA	2.4	3.3		2.4	3.3		V
			$I_{OH} = -12$ mA	2	3.2					
			$I_{OH} = -15$ mA				2	3.1		
V_{OL}		$V_{CC} = 4.5$ V	$I_{OL} = 48$ mA		0.38	0.55				V
			$I_{OL} = 64$ mA					0.42	0.55	
I_I	A or B port	$V_{CC} = 5.5$ V,	$V_I = 5.5$ V			1			1	mA
	Control inputs					1			1	
I_{IH}‡	A or B port	$V_{CC} = 5.5$ V,	$V_I = 2.7$ V			70			70	µA
	Control inputs					20			20	
I_{IL}‡	A or B port	$V_{CC} = 5.5$ V,	$V_I = 0.5$ V			−0.7			−0.7	mA
	Control inputs					−0.7			−0.7	
I_{OS}§		$V_{CC} = 5.5$ V,	$V_O = 0$	−100		−225	−100		−225	mA
I_{CCL}	A or B port	$V_{CC} = 5.5$ V,	$V_I = $ GND		42	67		42	67	mA
I_{CCH}	A or B port	$V_{CC} = 5.5$ V,	$V_I = 4.5$ V		5.6	9		5.6	9	mA
I_{CCZ}	A or B port	$V_{CC} = 5.5$ V,	$V_I = $ GND		10	16		10	16	mA
C_i	Control inputs	$V_{CC} = 5$ V,	$V_I = 2.5$ V or 0.5 V		6			6		pF
C_{io}	A or B port	$V_{CC} = 5$ V,	$V_O = 2.5$ V or 0.5 V		12			14		pF

† All typical values are at $V_{CC} = 5$ V, $T_A = 25°C$.
‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.
§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		$V_{CC} = 5$ V, $T_A = 25°C$		SN54BCT646		SN7BCT646		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency		83		83		83	MHz
t_w	Pulse duration, CLK high or low	6		6		6		ns
t_{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	6		7		6		ns
t_h	Hold time, A or B after CLKAB↑ or CLKBA↑	0.5		0.5		0.5		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 2)

| PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 5 V, T_A = 25°C			SN54BCT646		SN74BCT646		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{max}			83			83		83		MHz
t_{PLH}	CLKBA or CLKAB	A or B	3.6	7	9.4	3.6	12.4	3.6	11.2	ns
t_{PHL}			3.9	7	9.2	3.9	11.5	3.9	10.6	
t_{PLH}	A or B	B or A	3.1	6	8.1	3.1	11.1	3.1	9.5	ns
t_{PHL}			3.7	6.8	8.9	3.7	12.1	3.7	10.5	
t_{PLH}	SAB or SBA† (with A or B high)	A or B	4.5	8.8	11.2	4.5	15.2	4.5	13.8	ns
t_{PHL}			3.3	6	8.1	3.3	9.8	3.3	9.1	
t_{PLH}	SAB or SBA† (with A or B low)	A or B	3.9	7.7	10.2	3.9	13.3	3.9	12	ns
t_{PHL}			4.7	8.3	10.8	4.7	13.7	4.7	12.9	
t_{PZH}	$\overline{OE}$	A or B	4	7.9	10.7	4	14	4	13.2	ns
t_{PZL}			4.6	8.8	11.8	4.6	15.4	4.6	14.4	
t_{PHZ}	$\overline{OE}$	A or B	4	7.2	9.4	4	12	4	10.9	ns
t_{PLZ}			3.4	7	9.3	3.4	11.6	3.4	10.5	
t_{PZH}	DIR	A or B	2.8	7.8	10.7	2.8	14	2.8	13.1	ns
t_{PZL}			3.8	8.9	11.9	3.8	15.6	3.8	14.6	
t_{PHZ}	DIR	A or B	3.8	8.4	10.7	3.8	13.2	3.8	12.6	ns
t_{PLZ}			3.2	7.3	9.9	3.2	12.6	3.2	11.8	

† These parameters are measured with the internal output state of the storage register opposite that of the bus input.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265
POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251–1443

PARAMETER MEASUREMENT INFORMATION

**LOAD CIRCUIT FOR
3-STATE AND OPEN-COLLECTOR OUTPUTS**

**LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS**

**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**

**VOLTAGE WAVEFORMS
PULSE DURATION**

**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES (see Note D)**

**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS**

NOTES: A. C_L includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $t_r = t_f$ ≤ 2.5 ns, duty cycle = 50%.
C. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
D. The outputs are measured one at a time, with one transition per measurement.
E. When measuring propagation delay times of 3-state outputs, switch S1 is open.
F. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265
POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251–1443

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9155501M3A	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962-9155501M3A SNJ54BCT 646FK	Samples
5962-9155501MKA	ACTIVE	CFP	W	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9155501MK A SNJ54BCT646W	Samples
5962-9155501MLA	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9155501ML A SNJ54BCT646JT	Samples
SN74BCT646DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	BCT646	Samples
SN74BCT646DWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	BCT646	Samples
SN74BCT646DWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	BCT646	Samples
SN74BCT646NT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74BCT646NT	Samples
SN74BCT646NTE4	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74BCT646NT	Samples
SNJ54BCT646FK	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962-9155501M3A SNJ54BCT 646FK	Samples
SNJ54BCT646JT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9155501ML A SNJ54BCT646JT	Samples
SNJ54BCT646W	ACTIVE	CFP	W	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9155501MK A SNJ54BCT646W	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54BCT646, SN74BCT646 :

● Catalog: SN74BCT646

● Military: SN54BCT646

NOTE: Qualified Version Definitions:

   ● Catalog - TI's standard catalog product

   ● Military - QML certified for Military and Defense Applications

JT (R-GDIP-T**)   CERAMIC DUAL-IN-LINE

24 LEADS SHOWN

| PINS ** DIM	24	28
A MAX	1.280 (32,51)	1.460 (37,08)
A MIN	1.240 (31,50)	1.440 (36,58)
B MAX	0.300 (7,62)	0.291 (7,39)
B MIN	0.245 (6,22)	0.285 (7,24)

4040110/C 08/96

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification.
E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

W (R-GDFP-F24)   **CERAMIC DUAL FLATPACK**

Base and Seating Plane

$$\frac{0.375\ (9,53)}{0.340\ (8,64)}$$

$$\frac{0.006\ (0,15)}{0.004\ (0,10)}$$

$$\frac{0.090\ (2,29)}{0.045\ (1,14)}$$

$$\frac{0.395\ (10,03)}{0.360\ (9,14)}$$

$$\frac{0.045\ (1,14)}{0.026\ (0,66)}$$

$$\frac{0.360\ (9,14)}{0.240\ (6,10)}$$

$$\frac{0.360\ (9,14)}{0.240\ (6,10)}$$

$$\frac{0.019\ (0,48)}{0.015\ (0,38)}$$

1   24

0.050 (1,27)

$$\frac{0.640\ (16,26)}{0.490\ (12,45)}$$

$$\frac{0.030\ (0,76)}{0.015\ (0,38)}$$

12   **30° TYP**   13

$$\frac{1.115\ (28,32)}{0.840\ (21,34)}$$

4040180-5/B 03/95

NOTES: A. All linear dimensions are in inches (millimeters).
               B. This drawing is subject to change without notice.
               C. This package can be hermetically sealed with a ceramic lid using glass frit.
               D. Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD
               E. Index point is provided on cap for terminal identification only.

TEXAS INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

FK (S−CQCC−N**) LEADLESS CERAMIC CHIP CARRIER
28 TERMINAL SHOWN

NO. OF TERMINALS **	A		B	
	MIN	MAX	MIN	MAX
20	0.342 (8,69)	0.358 (9,09)	0.307 (7,80)	0.358 (9,09)
28	0.442 (11,23)	0.458 (11,63)	0.406 (10,31)	0.458 (11,63)
44	0.640 (16,26)	0.660 (16,76)	0.495 (12,58)	0.560 (14,22)
52	0.740 (18,78)	0.761 (19,32)	0.495 (12,58)	0.560 (14,22)
68	0.938 (23,83)	0.962 (24,43)	0.850 (21,6)	0.858 (21,8)
84	1.141 (28,99)	1.165 (29,59)	1.047 (26,6)	1.063 (27,0)

$\frac{0.020\ (0,51)}{0.010\ (0,25)}$

$\frac{0.020\ (0,51)}{0.010\ (0,25)}$

$\frac{0.080\ (2,03)}{0.064\ (1,63)}$

$\frac{0.055\ (1,40)}{0.045\ (1,14)}$

$\frac{0.045\ (1,14)}{0.035\ (0,89)}$

$\frac{0.028\ (0,71)}{0.022\ (0,54)}$

0.050 (1,27)

$\frac{0.045\ (1,14)}{0.035\ (0,89)}$

4040140/D 01/11

NOTES: A. All linear dimensions are in inches (millimeters).
        B. This drawing is subject to change without notice.
        C. This package can be hermetically sealed with a metal lid.
        D. Falls within JEDEC MS−004

NT (R−PDIP−T**)   PLASTIC DUAL−IN−LINE PACKAGE
24 PINS SHOWN

DIM \ PINS **	24	28
A MAX	1.260 (32,04)	1.425 (36,20)
A MIN	1.230 (31,24)	1.385 (35,18)
B MAX	0.310 (7,87)	0.315 (8,00)
B MIN	0.290 (7,37)	0.295 (7,49)

0.280 (7,11)
0.250 (6,35)

0.070 (1,78) MAX

0.020 (0,51) MIN

0.200 (5,08) MAX

Seating Plane

0.125 (3,18) MIN

0.100 (2,54)

0.021 (0,53)
0.015 (0,38)

⊕ 0.010 (0,25) Ⓜ

24 Pin − Full Lead
28 Pin − Vendor option △C

0°−15°

0.010 (0,25) NOM

4040050/C 04/09

NOTES: A.   All linear dimensions are in millimeters.   Dimensioning and tolerancing per ASME Y14.5M−1994.
          B.   This drawing is subject to change without notice.
         △C   The 28 pin end lead shoulder width is a vendor option, either half or full width.

DW (R−PDSO−G24)   PLASTIC SMALL OUTLINE

0.614 (15,60)
0.598 (15,20)

24   13

0.419 (10,63)
0.393 (9,97)

0.299 (7,60)
0.291 (7,40)

1   12

Pin 1
Index Area

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)

⊕ 0.010 (0,25) Ⓜ

0.104 (2,65) Max

0.012 (0,30)
0.004 (0,10)

0.013 (0,33)
0.008 (0,20)

0.004 (0,10)

Gauge Plane

Seating Plane

0.010 (0,25)   0°–8°

0.050 (1,27)
0.016 (0,40)

4040000−5/G 01/11

NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M−1994.
        B. This drawing is subject to change without notice.
        C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
        D. Falls within JEDEC MS−013 variation AD.

TEXAS INSTRUMENTS
www.ti.com

IMPORTANT NOTICE

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		