SN74AUCH32374 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCE\$476 - AUGUST 2003

- Member of the Texas Instruments Widebus+™ Family
- Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- I_{off} Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max t_{pd} of 2.8 ns at 1.8 V
- Low Power Consumption, 40-μA Max I_{CC}

description/ordering information

- ±8-mA Output Drive at 1.8 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

This 32-bit edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V V_{CC} , but is designed specifically for 1.65-V to 1.95-V V_{CC} operation.

The SN74AUCH32374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as four 8-bit flip-flops, two 16-bit flip-flops, or one 32-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

TA	PACKAG	€ŧ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40° C to 85° C	LFBGA – GKE	Tape and reel	SN74AUCH32374GKER	MK374

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+ is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN74AUCH32374 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCES476 - AUGUST 2003

S476 – AUGUST 2003

GKE PACKAGE (TOP VIEW)

1 2 3 4 5 6

A	
в	0000000
С	000000
D	0000000
Е	000000
F	0000000
G	0000000
н	0000000
J	0000000
к	0000000
L	0000000
м	000000
Ν	000000
Р	0000000
R	000000
т	
	\ /

terminal assignments


	1	2	3	4	5	6
Α	1Q2	1Q1	1 <mark>OE</mark>	1CLK	1D1	1D2
в	1Q4	1Q3	GND	GND	1D3	1D4
С	1Q6	1Q5	VCC	VCC	1D5	1D6
D	1Q8	1Q7	GND	GND	1D7	1D8
Е	2Q2	2Q1	GND	GND	2D1	2D2
F	2Q4	2Q3	VCC	VCC	2D3	2D4
G	2Q6	2Q5	GND	GND	2D5	2D6
н	2Q7	2Q8	2OE	2CLK	2D8	2D7
J	3Q2	3Q1	3OE	3CLK	3D1	3D2
к	3Q4	3Q3	GND	GND	3D3	3D4
L	3Q6	3Q5	VCC	VCC	3D5	3D6
м	3Q8	3Q7	GND	GND	3D7	3D8
Ν	4Q2	4Q1	GND	GND	4D1	4D2
Р	4Q4	4Q3	V _{CC}	V _{CC}	4D3	4D4
R	4Q6	4Q5	GND	GND	4D5	4D6
т	4Q7	4Q8	4OE	4CLK	4D8	4D7

FUNCTION TABLE (each flip-flop)

	INPUTS	OUTPUT	
OE	CLK	D	Q
L	\uparrow	Н	Н
L	\uparrow	L	L
L	H or L	Х	Q ₀
Н	Х	Х	Z



SCES476 - AUGUST 2003



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off (see Note 1)	
Output voltage range, V _O (see Note 1)	
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±20 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 2)	40°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCES476 - AUGUST 2003

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
VCC	Supply voltage		0.8	2.7	V
		V _{CC} = 0.8 V	VCC		
VIH	High-level input voltage	V _{CC} = 1.1 V to 1.95 V	$0.65 \times V_{CC}$		V
		V _{CC} = 2.3 V to 2.7 V	1.7		
		V _{CC} = 0.8 V		0	
VIL	Low-level input voltage	V _{CC} = 1.1 V to 1.95 V		$0.35 \times V_{CC}$	V
		V _{CC} = 2.3 V to 2.7 V		0.7	
VI	Input voltage		0	3.6	V
.,		Active state	0	V _{CC}	V
VO	Output voltage	3-state	0	3.6	V
		V _{CC} = 0.8 V		-0.7	
		V _{CC} = 1.1 V		-3	
lон	High-level output current	$V_{CC} = 1.4 V$		-5	mA
		V _{CC} = 1.65 V		-8	
		V _{CC} = 2.3 V		-9	
		V _{CC} = 0.8 V		0.7	
		V _{CC} = 1.1 V		3	
IOL	Low-level output current	V _{CC} = 1.4 V		5	mA
-		V _{CC} = 1.65 V		8	
		V _{CC} = 2.3 V		9	
$\Delta t/\Delta v$	Input transition rise or fall rate	÷		20	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES476 - AUGUST 2003

PARAMETER	TEST CONDITIONS	Vcc	MIN	түр†	MAX	UNIT
	I _{OH} = -100 μA	0.8 V to 2.7 V	V _{CC} -0.	1		
	$I_{OH} = -0.7 \text{ mA}$	0.8 V		0.55		
. <i>.</i>	$I_{OH} = -3 \text{ mA}$	1.1 V	0.8			
VOH	$I_{OH} = -5 \text{ mA}$	1.4 V	1			V
	I _{OH} = -8 mA	1.65 V	1.2			
	I _{OH} = -9 mA	2.3 V	1.8			
	I _{OL} = 100 μA	0.8 V to 2.7 V			0.2	
	I _{OL} = 0.7 mA	0.8 V		0.25		
	I _{OL} = 3 mA	1.1 V			0.3	
VOL	I _{OL} = 5 mA	1.4 V			0.4	V
	I _{OL} = 8 mA	1.65 V			0.45	
	I _{OL} = 9 mA	2.3 V			0.6	
II All inputs	$V_I = V_{CC}$ or GND	0 to 2.7 V			±5	μΑ
<u>.</u>	VI = 0.35 V	1.1 V	10			
. +	VI = 0.47 V	1.4 V	15			
IBHL [‡]	VI = 0.57 V	1.65 V	20			μA
	V ₁ = 0.7 V	2.3 V	40			
	V _I = 0.8 V	1.1 V	-5			
	V ₁ = 0.9 V	1.4 V	-15			
I _{BHH} §	VI = 1.07 V	1.65 V	-20			μA
	VI = 1.7 V	2.3 V	-40			
		1.3 V	75			
. .		1.6 V	125			
IBHLO [¶]	$V_{I} = 0$ to V_{CC}	1.95 V	175			μA
		2.7 V	275			
		1.3 V	-75			
. ц		1.6 V	-125			
IBHHO [#]	$V_{I} = 0$ to V_{CC}	1.95 V	-175			μA
		2.7 V	-275			
loff	$V_{I} \text{ or } V_{O} = 2.7 \text{ V}$	0	1		±10	μA
I _{OZ}	$V_{O} = V_{CC}$ or GND	2.7 V	1		±10	μA
lcc	$V_{I} = V_{CC} \text{ or } GND,$ $I_{O} = 0$	0.8 V to 2.7 V			40	μA
Ci	$V_{I} = V_{CC}$ or GND	2.5 V		3		pF
Co	$V_{O} = V_{CC}$ or GND	2.5 V		5		pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at $T_A = 25^{\circ}C$.

[‡]The bus-hold circuit can sink at least the minimum low sustaining current at VIL max. IBHL should be measured after lowering VIN to GND and then raising it to VIL max.

§ The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to V_{IH} min. \P An external driver must source at least I_{BHLO} to switch this node from low to high.

[#] An external driver must sink at least IBHHO to switch this node from high to low.



SCES476 - AUGUST 2003

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = 0.8 V	۲ <mark>0.1 × 0.1</mark> × 0.1	V _{CC} = 1.2 V ± 0.1 V		V _{CC} = 1.5 V ± 0.1 V		1.8 V 5 V	V _{CC} = 2.5 V ± 0.2 V		UNIT
		TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency	85		250		250		250		250	MHz
tw	Pulse duration, CLK high or low	5.9	1.9		1.9		1.9		1.9		ns
t _{su}	Setup time, data before $CLK\uparrow$	1.4	1.2		0.7		0.6		0.6		ns
t _h	Hold time, data after $CLK\uparrow$	0.1	0.4		0.4		0.4		0.4		ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	V _{CC} = 0.8 V	V _{CC} = ± 0.		V _{CC} = ± 0.	: 1.5 V 1 V		C = 1.8 0.15 V		V _{CC} = ± 0.		UNIT
	(INPUT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
fmax			85	250		250		250			250		MHz
^t pd	CLK	Q	7.3	1	4.5	0.8	2.9	0.7	1.5	2.8	0.7	2.2	ns
t _{en}	OE	Q	7	1.2	5.3	0.8	3.6	0.8	1.5	2.9	0.7	2.2	ns
^t dis	OE	Q	8.2	2	7.1	1	4.8	1.4	2.7	4.5	0.5	2.2	ns

operating characteristics, $T_A = 25^{\circ}C^{\dagger}$


	PARAMETER	•	TEST	V _{CC} = 0.8 V	V _{CC} = 1.2 V	V _{CC} = 1.5 V	V _{CC} = 1.8 V	V _{CC} = 2.5 V	UNIT
		`	CONDITIONS	TYP	TYP	TYP	TYP	TYP	UNIT
C _{pd} ‡ (each output)	Power dissipation capacitance	Outputs enabled, 1 output switching	$1 f_{data} = 5 MHz$ $1 f_{Clk} = 10 MHz$ $1 f_{out} = 5 MHz$ $\overline{OE} = GND$ $C_L = 0 pF$	24	24	24.1	26.2	31.2	pF
C _{pd} (Z)	Power dissipation capacitance	Outputs disabled, 1 clock and 1 data switching	$\begin{array}{l} 1 \ f_{data} = 5 \ \text{MHz} \\ 1 \ f_{Clk} = 10 \ \text{MHz} \\ f_{out} = not \\ \hline switching \\ \hline \overline{\text{OE}} = V_{CC} \\ C_L = 0 \ \text{pF} \end{array}$	7.5	7.5	8	9.4	13.2	pF
C _{pd} § (each clock)	Power dissipation capacitance	Outputs disabled, clock only switching	$\begin{array}{l} 1 \ f_{data} = 0 \ \text{MHz} \\ 1 \ f_{Clk} = 10 \ \text{MHz} \\ f_{out} = not \\ \hline switching \\ \hline OE = V_{CC} \\ C_L = 0 \ \text{pF} \end{array}$	13.8	13.8	14	14.7	17.5	pF

[†] Total device C_{pd} for multiple (n) outputs switching and (y) clocks inputs switching = {n * C_{pd} (each output)} + {y * C_{pd} (each clock)}. [‡] C_{pd} (each output) is the C_{pd} for each data bit (input and output circuitry) as it operates at 5 MHz (Note: the clock is operating at 10 MHz in this test, but its I_{CC} component has been subtracted out).

§ Cpd (each clock) is the Cpd for the clock circuitry only as it operates at 10 MHz.



SCES476 - AUGUST 2003



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_{O} = 50 \Omega$, slew rate $\ge 1 \text{ V/ns}$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
SN74AUCH32374GKER	OBSOLETE	LFBGA	GKE	96		TBD	Call TI	Call TI	-40 to 85	MK374	
SN74AUCH32374ZKER	ACTIVE	LFBGA	ZKE	96	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	MK374	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUCH32374ZKER	LFBGA	ZKE	96	1000	330.0	24.4	5.7	13.7	2.0	8.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

27-Jun-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUCH32374ZKER	LFBGA	ZKE	96	1000	336.6	336.6	41.3

GKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MO-205 variation CC.
 - D. This package is tin-lead (SnPb). Refer to the 96 ZKE package (drawing 4204493) for lead-free.



ZKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MO-205 variation CC.

D. This package is lead-free. Refer to the 96 GKE package (drawing 4188953) for tin-lead (SnPb).



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated