SCES279 - SEPTEMBER 1999

- State-of-the-Art Advanced BiCMOS Technology (ABT) Widebus™ Design for 2.5-V and 3.3-V Operation and Low Static **Power Dissipation**
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 2.3-V to 3.6-V V<sub>CC</sub>)
- Typical VOLP (Output Ground Bounce) <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> =  $25^{\circ}$ C
- High Drive (-24/24 mA at 2.5-V V<sub>CC</sub> and -32/64 mA at 3.3-V V<sub>CC</sub>)
- Ioff and Power-Up 3-State Support Hot Insertion
- Use Bus Hold on Data Inputs in Place of **External Pullup/Pulldown Resistors to** Prevent the Bus From Floating

NOTE: For tape and reel order entry: The GKER package is abbreviated to KR.

- Auto3-State Eliminates Bus Current Loading When Output Exceeds V<sub>CC</sub> + 0.5 V
- Flow-Through Architecture Facilitates Printed Circuit Board Layout
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- ESD Protection Exceeds JESD-22 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Packaged in Plastic Fine-Pitch Ball Grid **Array Package**

#### description

The 'ALVTH32244 devices are 32-bit buffers/line drivers designed for 2.5-V or 3.3-V  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as eight 4-bit buffers, four 8-bit buffers, two 16-bit buffers, or one 32-bit buffer. These devices provide true outputs and symmetrical active-low output-enable (OE) inputs.

When V<sub>CC</sub> is between 0 and 1.2-V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2-V,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ALVTH32244 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALVTH32244 is characterized for operation from -40°C to 85°C.

(ea	ch 4-bit	buffer)
INPU	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
н	Х	Z

**FUNCTION TABLE** 



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameter



Copyright © 1999, Texas Instruments Incorporated

# SN54ALVTH32244, SN74ALVTH32244 2.5-V/3.3-V 32-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCES279 - SEPTEMBER 1999

#### GKE PACKAGE (TOP VIEW)


		1	2	3	4	5	6	
Α	/	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	
в		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
С		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
D		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
Е		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
F		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
G		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
н		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
J		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
κ		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
L		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
М		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
Ν		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
Р		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
R		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
т	l	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
	<b>\</b>							/


terminal assignments

	1	2	3	4	5	6
Α	1Y2	1Y1	1 <mark>0E</mark>	2 <mark>0E</mark>	1A1	1A2
в	1Y4	1Y3	GND	GND	1A3	1A4
С	2Y2	2Y1	1V <sub>CC</sub>	1V <sub>CC</sub>	2A1	2A2
D	2Y4	2Y3	GND	GND	2A3	2A4
Е	3Y2	3Y1	GND	GND	3A1	3A2
F	3Y4	3Y3	1V <sub>CC</sub>	1VCC	3A3	3A4
G	4Y2	4Y1	GND	GND	4A1	4A2
н	4Y3	4Y4	4OE	3 <mark>0E</mark>	4A4	4A3
J	5Y2	5Y1	50E	6 <mark>0E</mark>	5A1	5A2
κ	5Y4	5Y3	GND	GND	5A3	5A4
L	6Y2	6Y1	2V <sub>CC</sub>	2V <sub>CC</sub>	6A1	6A2
М	6Y4	6Y3	GND	GND	6A3	6A4
Ν	7Y2	7Y1	GND	GND	7A1	7A2
Р	7Y4	7Y3	2V <sub>CC</sub>	2V <sub>CC</sub>	7A3	7A4
R	8Y2	8Y1	GND	GND	8A1	8A2
т	8Y3 8Y4		8OE	7OE	8A4	8A3



## logic diagram (positive logic)






NOTE A:  $1V_{CC}$  is associated with these channels.



SCES279 - SEPTEMBER 1999

### logic diagram (positive logic)



NOTE A: 2V<sub>CC</sub> is associated with these channels.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high-impedance	
or power-off state, $V_{\Omega}$ (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, $V_{\Omega}$ (see Note 1)	
Current into any output in the low state, I <sub>O</sub> : SN54ALVTH32244	96 mA
SN74ALVTH32244	
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54ALVTH32244	48 mA
SN74ALVTH32244	64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3)	40°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ . 3. The package thermal impedance is calculated in accordance with JESD 51.



SCES279 - SEPTEMBER 1999

## recommended operating conditions, V<sub>CC</sub> = 2.5 V $\pm$ 0.2 V (see Note 4)

			SN54ALVT	H32244	SN74ALVT	H32244	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.3	2.7	2.3	2.7	V
VIH	High-level input voltage		1.7		1.7		V
VIL	Low-level input voltage			0.7		0.7	V
VI	Input voltage		0	5.5	0	5.5	V
IOH	High-level output current		9	-6		-8	mA
	Low-level output current		C)	6		8	
IOL	Low-level output current; current duty cycle $\leq$ 50%; f $\geq$	≥ 1 kHz	201	18		24	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled	5	10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## recommended operating conditions, V\_CC = 3.3 V $\pm$ 0.3 V (see Note 4)

			SN54ALVT	H32244	SN74ALVT	H32244	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		3	3.6	3	3.6	V
VIH	High-level input voltage		2	N	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	5.5	0	5.5	V
ЮН	High-level output current		1	-24		-32	mA
	Low-level output current		200	24		32	
IOL	Low-level output current; current duty cycle $\leq$ 50%; f $\geq$	1 kHz	0	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	4	10		10	ns/V
Δt/ΔVCC	Power-up ramp rate		200		200		μs/V
т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES279 - SEPTEMBER 1999

#### electrical characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V ± 0.2 V (unless otherwise noted)

				SN54	ALVTH3	2244	SN74	ALVTH3	2244	
P	ARAMETER	TEST CO	ONDITIONS	MIN	TYP†	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		V <sub>CC</sub> = 2.3 V,	lj = -18 mA			-1.2			-1.2	V
		$V_{CC}$ = 2.3 V to 2.7 V,	I <sub>OH</sub> = -100 μA	VCC-0	.2		V <sub>CC</sub> -0.	.2		
∨он			I <sub>OH</sub> = -6 mA	1.8						V
		V <sub>CC</sub> = 2.3 V	I <sub>OH</sub> = -8 mA				1.8			
		V <sub>CC</sub> = 2.3 V to 2.7 V,	I <sub>OL</sub> = 100 μA			0.2			0.2	
			I <sub>OL</sub> = 6 mA			0.4				
VOL			I <sub>OL</sub> = 8 mA						0.4	V
		$V_{CC} = 2.3 V$	I <sub>OL</sub> = 18 mA			0.5				
			I <sub>OL</sub> = 24 mA						0.5	
		V <sub>CC</sub> = 2.7 V,	$V_{I} = V_{CC} \text{ or } GND$			±1			±1	
	Control inputs	V <sub>CC</sub> = 0 or 2.7 V,	VI = 5.5 V			10		10		
I <sub>I</sub> Data inputs			$V_I = V_{CC}$		<u> </u>				μA	
		$V_{CC} = 2.7 V$	$V_{\parallel} = 0$		A.	-5			-5	
loff	•	V <sub>CC</sub> = 0,	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$		L.			±100		
IBHL <sup>‡</sup>	‡	V <sub>CC</sub> = 2.3 V,	V <sub>I</sub> = 0.7 V		S 115			115		μA
I <sub>BHH</sub> §	§	V <sub>CC</sub> = 2.3 V,	VI = 1.7 V		-10			-10		μA
BHLC		V <sub>CC</sub> = 2.7 V,	$V_{I} = 0$ to $V_{CC}$	300			300			μA
Івнно		V <sub>CC</sub> = 2.7 V,	$V_I = 0$ to $V_{CC}$	-300			-300			μA
I <sub>EX</sub>		V <sub>CC</sub> = 2.3 V,	V <sub>O</sub> = 5.5 V			125			125	μA
	'U/PD)☆	$V_{CC} \le 1.2 \text{ V}, V_O = 0.5 \text{ V}$ V <sub>I</sub> = GND or V <sub>CC</sub> , OE =	/ to V <sub>CC</sub> , don't care			±100			±100	μA
IOZH		V <sub>CC</sub> = 2.7 V	V <sub>O</sub> = 2.3 V, V <sub>I</sub> = 0.7 V or 1.7 V			5			5	μΑ
IOZL		V <sub>CC</sub> = 2.7 V	$V_{O} = 0.5 V,$ $V_{I} = 0.7 V \text{ or } 1.7 V$			-5			-5	μA
		V <sub>CC</sub> = 2.7 V,	Outputs high		0.04	0.1		0.04	0.1	
		$I_{O} = 0,$	Outputs low		2.3	4.5		2.3	4.5	mA
	$V_{I} = V_{CC}$ or GND	Outputs disabled		0.04	0.1		0.04	0.1		
Ci		V <sub>CC</sub> = 2.5 V,	V <sub>I</sub> = 2.5 V or 0		3			3		pF
Co		V <sub>CC</sub> = 2.5 V,	V <sub>O</sub> = 2.5 V or 0		6			6		pF

<sup>†</sup> All typical values are at V<sub>CC</sub> = 2.5 V,  $T_A = 25^{\circ}C$ .

<sup>‡</sup>The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to VII max.

§ The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to VIH min.

 $\P$  An external driver must source at least  $\mathsf{I}_{BHLO}$  to switch this node from low to high.

# An external driver must sink at least IBHHO to switch this node from high to low.

 $\parallel$  Current into an output in the high state when V<sub>O</sub> > V<sub>CC</sub>

\*High-impedance state during power up or power down



SCES279 - SEPTEMBER 1999

#### electrical characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V ± 0.3 V (unless otherwise noted)

-				SN54/	ALVTH3	2244	SN74	ALVTH3	2244		
P/	ARAMETER	TEST C	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP†	MAX	UNIT	
VIK		V <sub>CC</sub> = 3 V,	lı = –18 mA		-1.2			-1.2			
		V <sub>CC</sub> = 3 V to 3.6 V,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.	2		V <sub>CC</sub> -0	.2			
∨он			I <sub>OH</sub> = -24 mA	2						V	
		V <sub>CC</sub> = 3 V	I <sub>OH</sub> = -32 mA				2				
		V <sub>CC</sub> = 3 V to 3.6 V,	I <sub>OL</sub> = 100 μA			0.2			0.2		
			I <sub>OL</sub> = 16 mA						0.4		
V <sub>OL</sub>			I <sub>OL</sub> = 24 mA			0.5					
		$V_{CC} = 3 V$	I <sub>OL</sub> = 32 mA						0.5	V	
			I <sub>OL</sub> = 48 mA			0.55					
			I <sub>OL</sub> = 64 mA						0.55		
		V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC} \text{ or } GND$		±1				±1		
	Control inputs	V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V			10			10		
lı Data inputs			V <sub>I</sub> = 5.5 V			20			20	μA	
		V <sub>CC</sub> = 3.6 V	$V_{I} = V_{CC}$		1				1		
			$V_{I} = 0$		EL	-5			-5		
Ioff		$V_{CC} = 0,$	$V_{I}$ or $V_{O}$ = 0 to 4.5 V		24				±100	μΑ	
I <sub>BHL</sub> ‡		$V_{CC} = 3 V,$	V <sub>I</sub> = 0.8 V	75	S.		75			μA	
IBHH§	}	V <sub>CC</sub> = 3 V,	V <sub>I</sub> = 2 V	-75	20		-75			μA	
IBHLO	P	V <sub>CC</sub> = 3.6 V,	$V_{I} = 0$ to $V_{CC}$	500	7		500			μA	
Івннс	D <sup>#</sup>	V <sub>CC</sub> = 3.6 V,	$V_{I} = 0$ to $V_{CC}$	-500			-500			μA	
IEX		V <sub>CC</sub> = 3 V,	$V_{O} = 5.5 V$			125			125	μΑ	
IOZ(PI	U/PD)☆	$V_{CC} \le 1.2 \text{ V}, \text{ V}_{O} = \frac{0.5}{\text{OE}}$ V <sub>I</sub> = GND or V <sub>CC</sub> , OE				±100			±100	μΑ	
IOZH		V <sub>CC</sub> = 3.6 V	V <sub>O</sub> = 3 V, V <sub>I</sub> = 0.8 V or 2 V			5			5	μA	
IOZL		V <sub>CC</sub> = 3.6 V	V <sub>O</sub> = 0.5 V, V <sub>I</sub> = 0.8 V or 2 V			-5			-5	μA	
		V <sub>CC</sub> = 3.6 V,	Outputs high		0.07	0.1		0.07	0.1		
ICC		$I_{O} = 0,$	Outputs low		3.2	5		3.2	5	mA	
	$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled		0.07	0.1		0.07	0.1			
∆ICC□	]	$V_{CC} = 3 V$ to 3.6 V, On Other inputs at $V_{CC}$ or	e input at V <sub>CC</sub> – 0.6 V, GND			0.4			0.4	mA	
Ci		V <sub>CC</sub> = 3.3 V,			3			3		pF	
Co		V <sub>CC</sub> = 3.3 V,			6			6		pF	

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to VIL max.

§ The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to  $V_{\mbox{\scriptsize IH}}$  min.

 $\P$  An external driver must source at least  $I_{BHLO}$  to switch this node from low to high.

<sup>#</sup>An external driver must sink at least I<sub>BHHO</sub> to switch this node from high to low.

I Current into an output in the high state when  $V_O > V_{CC}$ 

\*High-impedance state during power up or power down

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



#### SN54ALVTH32244, SN74ALVTH32244 2.5-V/3.3-V 32-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCES279 - SEPTEMBER 1999

switching characteristics over recommended operating free-air temperature range, CL = 30 pF, V<sub>CC</sub> = 2.5 V  $\pm$  0.2 V (unless otherwise noted) (see Figure 1)

	FROM	то	SN54ALVT	H32244	SN74ALVT		
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX		MIN	MAX	UNIT
<sup>t</sup> PLH	•	V	1	3.1	1	3	~~
<sup>t</sup> PHL	A	ř	1	3.6	1	3.5	ns
<sup>t</sup> PZH		V	1.1	<b>2</b> 6	1.1	5.9	
tPZL	OE	ř	1.15	4.8	1.1	4.7	ns
<sup>t</sup> PHZ	OE	v	1,5	4.5	1.5	4.4	
t <sub>PLZ</sub>	UE	r	<b>Q</b> 1	3.5	1	3.4	ns

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF, V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Figure 2)

DADAMETED	FROM	то	SN54ALVTH32244	SN74ALV1	SN74ALVTH32244		
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN	MAX	UNIT	
<sup>t</sup> PLH	٨	N N	1 2.0	β 1	2.4		
<sup>t</sup> PHL	A	Ŷ	1 / 2.0	6 1	2.5	ns	
<sup>t</sup> PZH	5	V	1 3.9	) 1	3.8		
<sup>t</sup> PZL	OE	Ŷ	5	3 1	2.9	ns	
<sup>t</sup> PHZ		V	1,5 4.:	3 1.5	4.2		
<sup>t</sup> PLZ	OE	ř	<b>2</b> 1.5 3.7	7 1.5	3.6	ns	



#### SN54ALVTH32244, SN74ALVTH32244 2.5-V/3.3-V 32-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCES279 - SEPTEMBER 1999

 $V_{CC} = 2.5 V \pm 0.2 V$  $\bigcirc$  2  $\times$  VCC **S1** O Open **500** Ω From Output TEST **S1** ⊖ GND **Under Test** tPLH/tPHL Open  $C_I = 30 \text{ pF}$ tPLZ/tPZL  $2 \times V_{CC}$ **500** Ω (see Note A) GND tPHZ/tPZH LOAD CIRCUIT tw Vcc Vcc Input V<sub>CC</sub>/2 V<sub>CC</sub>/2 Timing V<sub>CC</sub>/2 0 V Input 0 V **VOLTAGE WAVEFORMS PULSE DURATION** t<sub>su</sub> th Vcc Output Data Vcc V<sub>CC</sub>/2 V<sub>CC</sub>/2 Control Input V<sub>CC</sub>/2 V<sub>CC</sub>/2 0 V (low-level 0 V enabling) **VOLTAGE WAVEFORMS** SETUP AND HOLD TIMES <sup>t</sup>PZL - tplz Output · V<sub>CC</sub> Vcc Waveform 1 /CC/2 V<sub>CC</sub>/2 V<sub>CC</sub>/2 Input S1 at 2 × V<sub>CC</sub> V<sub>OL</sub> + 0.15 V VOL (see Note B) 0 V tPZH -- tPHZ <sup>t</sup>PLH <sup>t</sup>PHL Output - Vон VOH V<sub>OH</sub> – 0.15 V Waveform 2 V<sub>CC</sub>/2 V<sub>CC</sub>/2 Output VCC/2 S1 at GND VOL 0 V (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES** 

PARAMETER MEASUREMENT INFORMATION


NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms



SCES279 - SEPTEMBER 1999



NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms





11-Apr-2013

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
74ALVTH32244ZKER	ACTIVE	LFBGA	ZKE	96	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	VL244	Samples
SN74ALVTH32244KR	NRND	LFBGA	GKE	96	1000	TBD	SNPB	Level-2-235C-1 YEAR	-40 to 85	VL244	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVTH32244KR	LFBGA	GKE	96	1000	330.0	24.4	5.7	13.7	2.0	8.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

27-Jun-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVTH32244KR	LFBGA	GKE	96	1000	336.6	336.6	41.3

GKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MO-205 variation CC.
  - D. This package is tin-lead (SnPb). Refer to the 96 ZKE package (drawing 4204493) for lead-free.



ZKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MO-205 variation CC.

D. This package is lead-free. Refer to the 96 GKE package (drawing 4188953) for tin-lead (SnPb).



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated