SDAS163B - DECEMBER 1982 - REVISED NOVEMBER 2004

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout

description/ordering information


These 8-bit D-type transparent latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, the Q outputs follow the complements of data (D) inputs. When LE is taken low, the outputs are latched at the inverse of the levels set up at the D inputs.


A buffered output-enable (\overline{OE}) input places the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased high logic level provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

SN54ALS563B . . . J OR W PACKAGE SN74ALS563B . . . DW, N, OR NS PACKAGE (TOP VIEW)



SN54ALS563B . . . FK PACKAGE (TOP VIEW)



ORDERING INFORMATION

| TA | PACKAGE [†] | † | ORDERABLE PART NUMBER | TOP-SIDE MARKING | |
|----------------|----------------------|--------------|--------------------------|------------------|--|
| | PDIP – N | Tube of 20 | SN74ALS563BN | SN74ALS563BN | |
| 200 1 - 7000 | 0010 DW | Tube of 25 | SN74ALS563BDW | AL 0500D | |
| 0°C to 70°C | SOIC – DW | Reel of 2000 | SN74ALS563BDWR | ALS563B | |
| | SOP - NS | Reel of 2000 | SN74ALS563BNSR | ALS563B | |
| | CDIP – J | Tube of 20 | SNJ54ALS563BJ | SNJ54ALS563BJ | |
| –55°C to 125°C | CFP – W | Tube of 85 | SNJ54ALS563BW | SNJ54ALS563BW | |
| | LCCC - FK | Tube of 55 | SNJ54ALS563BFK | SNJ54ALS563BFK | |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SDAS163B - DECEMBER 1982 - REVISED NOVEMBER 2004

FUNCTION TABLE (each latch)

| | INPUTS | | OUTPUT |
|----|--------|---|--------|
| OE | LE | D | Q |
| L | Н | Н | L |
| L | Н | L | Н |
| L | L | Χ | Q_0 |
| Н | Χ | Χ | Z |

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage, V _{CC} (see Note 1) | | 7 V |
|---|------------|------------------|
| Input voltage, V _I | | 7 V |
| Voltage applied to a disabled 3-state output | | 5.5 V |
| Package thermal impedance, θ_{JA} (see Notes 2): | DW package | 58°C/W |
| • | N package | 69°C/W |
| | NS package | 60°C/W |
| Storage temperature range, T _{stq} | | . −65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to network ground terminal.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



SDAS163B - DECEMBER 1982 - REVISED NOVEMBER 2004

recommended operating conditions (see Note 3)

| | | SN54ALS563B | | SN7 | '4ALS56 | 3B | | |
|-----------------|--------------------------------|-------------|-----|-----|---------|-----|------|------|
| | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| VCC | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| VIH | High-level input voltage | 2 | | | 2 | | | V |
| VIL | Low-level input voltage | | | 0.7 | | | 0.8 | V |
| loh | High-level output current | | | -1 | | | -2.6 | mA |
| loL | Low-level output current | | | 12 | | | 24 | mA |
| t _W | Pulse duration, LE high | 15 | | | 15 | | | ns |
| t _{su} | Setup time, data before LE↓ | 20 | | | 10 | | | ns |
| th | Hold time, data after LE↓ | 12 | | | 10 | | | ns |
| TA | Operating free-air temperature | -55 | | 125 | 0 | | 70 | °C |

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| DADAMETED | 7507.00 | MOITIONS | SNS | 54ALS56 | 3B | SN7 | 74ALS56 | 3B | |
|------------------|---|----------------------------|-------|---------|------|-------|---------|------|------|
| PARAMETER | TEST CO | TEST CONDITIONS | | TYP† | MAX | MIN | TYP | MAX | UNIT |
| VIK | V _{CC} = 4.5 V, | $I_{I} = -18 \text{ mA}$ | | | -1.2 | | | -1.2 | V |
| | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ | $I_{OH} = -0.4 \text{ mA}$ | VCC - | 2 | | VCC - | 2 | | |
| Voн | V 45V | I _{OH} = -1 mA | 2.4 | 3.3 | | | | | V |
| | V _{CC} = 4.5 V | $I_{OH} = -2.6 \text{ mA}$ | | | | 2.4 | 3.2 | | |
| V | V _{CC} = 4.5 V | I _{OL} = 12 mA | | 0.25 | 0.4 | | 0.25 | 0.4 | ., |
| VOL | | I _{OL} = 24 mA | | | | | 0.35 | 0.5 | V |
| lozh | V _{CC} = 5.5 V, | V _O = 2.7 V | | | 20 | | | 20 | μΑ |
| lozL | V _{CC} = 5.5 V, | V _O = 0.4 V | | | -20 | | | -20 | μΑ |
| lj | V _{CC} = 5.5 V, | V _I = 7 V | | | 0.1 | | | 0.1 | mA |
| lіН | V _{CC} = 5.5 V, | V _I = 2.7 V | | | 20 | | | 20 | μΑ |
| I _{IL} | V _{CC} = 5.5 V, | V _I = 0.4 V | | | -0.1 | | | -0.1 | mA |
| 1 ₀ ‡ | $V_{CC} = 5.5 V$, | V _O = 2.25 V | -20 | | -112 | -30 | | -112 | mA |
| | | Outputs high | | 10 | 17 | | 10 | 17 | |
| ICC | V _C C = 5.5 V | Outputs low | | 16 | 26 | | 16 | 26 | mA |
| | | Outputs disabled | | 17 | 29 | | 17 | 29 | |

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

SN54ALS563B, SN74ALS563B OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS SDAS163B - DECEMBER 1982 - REVISED NOVEMBER 2004


switching characteristics (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | C _L R1 R2 | _ = 50 pl = 500 | 2 | , | UNIT |
|------------------|-----------------|----------------|----------------------------|----------------------|-------------|-----|------|
| | | | SN54AL | S563B | SN74ALS563B | | |
| | | | MIN | MAX | MIN | MAX | |
| ^t PLH | C | Īα | 3 | 26 | 3 | 18 |] |
| ^t PHL | D | Q | 3 | 15 | 3 | 14 | ns |
| ^t PLH | | Īα | 8 | 29 | 6 | 22 | |
| t _{PHL} | LE | Q | | 22 | 6 | 21 | ns |
| ^t PZH | ŌĒ | ā | 4 | 25 | 3 | 18 | |
| t _{PZL} | OE | Q | 4 | 21 | 4 | 18 | ns |
| t _{PHZ} | ŌĒ | ā | 2 | 12 | 1 | 10 | ne |
| t _{PLZ} | OE | OE Q | | 22 | 1 | 15 | ns |

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms







25-Sep-2013

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | | Pins | _ | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|----------|--------------|---------|------|------|----------------------------|------------------|--------------------|--------------|--|---------|
| | (1) | | Drawing | | Qty | (2) | | (3) | | (4/5) | |
| 5962-88700012A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | 5962- 88700012A SNJ54ALS 563BFK | Samples |
| 5962-8870001RA | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-8870001RA SNJ54ALS563BJ | Samples |
| 5962-8870001SA | ACTIVE | CFP | W | 20 | 1 | TBD | Call TI | N / A for Pkg Type | -55 to 125 | 5962-8870001SA SNJ54ALS563BW | Samples |
| SN54ALS563BJ | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | SN54ALS563BJ | Samples |
| SN74ALS563BDW | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS563B | Samples |
| SN74ALS563BDWE4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS563B | Samples |
| SN74ALS563BDWG4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS563B | Samples |
| SN74ALS563BN | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | SN74ALS563BN | Samples |
| SN74ALS563BN3 | OBSOLETI | E PDIP | N | 20 | | TBD | Call TI | Call TI | 0 to 70 | | |
| SN74ALS563BNE4 | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | SN74ALS563BN | Samples |
| SN74ALS563BNSR | ACTIVE | SO | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS563B | Samples |
| SN74ALS563BNSRE4 | ACTIVE | SO | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS563B | Samples |
| SN74ALS563BNSRG4 | ACTIVE | SO | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS563B | Samples |
| SNJ54ALS563BFK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | 5962- 88700012A SNJ54ALS 563BFK | Samples |
| SNJ54ALS563BJ | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-8870001RA SNJ54ALS563BJ | Samples |
| SNJ54ALS563BW | ACTIVE | CFP | W | 20 | 1 | TBD | Call TI | N / A for Pkg Type | -55 to 125 | 5962-8870001SA SNJ54ALS563BW | Samples |

PACKAGE OPTION ADDENDUM



25-Sep-2013

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ALS563B, SN74ALS563B:

Catalog: SN74ALS563B

Military: SN54ALS563B

NOTE: Qualified Version Definitions:





25-Sep-2013

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

TAPE AND REEL INFORMATION





| A0 | |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74ALS563BNSR | SO | NS | 20 | 2000 | 330.0 | 24.4 | 8.2 | 13.0 | 2.5 | 12.0 | 24.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) | |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|--|
| SN74ALS563BNSR | SO | NS | 20 | 2000 | 367.0 | 367.0 | 45.0 | |

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>