SN54ALS299, SN74ALS299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS


SDAS220B - DECEMBER 1982 - REVISED DECEMBER 1994

- Multiplexed I/O Ports Provide Improved Bit Density
- Four Modes of Operation:
 - Hold (Store)
 - Shift Right
 - Shift Left
 - Load Data
- Operate With Outputs Enabled or at High Impedance
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for n-Bit Word Lengths
- Direct Overriding Clear
- Applications:
 - Stacked or Push-Down Registers
 - Buffer Storage
 - Accumulator Registers
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


description

These 8-bit universal shift/storage registers feature multiplexed I/O ports to achieve full 8-bit data handling in a single 20-pin package. Two function-select (S0, S1) inputs and two outputenable (OE1, OE2) inputs can be used to choose the modes of operation listed in the function table.

SN54ALS299 . . . J PACKAGE SN74ALS299 . . . DW OR N PACKAGE (TOP VIEW)



SN54ALS299 . . . FK PACKAGE (TOP VIEW)



Synchronous parallel loading is accomplished by taking both S0 and S1 high. This places the 3-state outputs in the high-impedance state and permits data applied on the I/O ports to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. Clearing occurs asynchronously when the clear (CLR) input is low. Taking either OE1 or OE2 high disables the outputs, but has no effect on clearing, shifting, or storing data.

The SN54ALS299 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ALS299 is characterized for operation from 0° C to 70° C.

SN54ALS299, SN74ALS299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS


SDAS220B - DECEMBER 1982 - REVISED DECEMBER 1994

FUNCTION TABLE

MODE				INP	JTS							I/O P	ORTS				OUTI	PUTS
MODE	CLR	S1	S0	OE1†	OE2†	CLK	SL	SR	A/Q _A	B/QB	C/QC	D/QD	E/QE	F/Q _F	G/Q _G	H/Q _H	$Q_{A'}$	$Q_{H'}$
Clear	L L L	X L H	L X H	L L X	L L X	X X X	X X X	X X X	L L X	L L L	L L L							
Hold	H H	L X	L X	L L	L L	X L	X X	X X	Q _{A0} Q _{A0}	Q _{B0} Q _{B0}	Q _{C0}	Q _{D0} Q _{D0}	Q _{E0} Q _{E0}	Q _{F0} Q _{F0}	Q _{G0} Q _{G0}	Q _{H0} Q _{H0}	Q _{A0} Q _{A0}	Q _{H0} Q _{H0}
Shift Right	H H	L L	H H	L L	L L	↑	X X	H L	H L	Q _{An} Q _{An}	Q _{Bn} Q _{Bn}	Q _{Cn} Q _{Cn}	Q _{Dn} Q _{Dn}	Q _{En} Q _{En}	Q _{Fn} Q _{Fn}	Q _{Gn} Q _{Gn}	H L	Q _{Gn} Q _{Gn}
Shift Left	H H	H H	L L	L L	L L	↑ ↑	H L	X X	Q _{Bn} Q _{Bn}	Q _{Cn} Q _{Cn}	Q _{Dn} Q _{Dn}	Q _{En} Q _{En}	Q _{Fn} Q _{Fn}	Q _{Gn} Q _{Gn}	Q _{Hn} Q _{Hn}	H L	Q _{Bn} Q _{Bn}	H L
Load	Н	Н	Н	Χ	Χ	1	Х	Χ	а	b	С	d	е	f	g	h	а	h

NOTE: a . . . h = the level of the steady-state input at inputs A through H, respectively. This data is loaded into the flip-flops while the flip-flop outputs are isolated from the I/O terminals.

logic symbol‡




[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



[†] When one or both output-enable inputs are high, the eight I/O terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

SDAS220B - DECEMBER 1982 - REVISED DECEMBER 1994

logic diagram (positive logic)



 \dagger I/O ports not shown: B/QB (13), C/QC (6), D/QD (14), E/QE (5), F/QF (15), and G/QG (4).

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}		7 V
Input voltage, V _I : All inputs		7 V
I/O ports		5.5 V
Operating free-air temperature range, T _A : \$	SN54ALS299	. −55°C to 125°C
	SN74ALS299	0°C to 70°C
Storage temperature range		. −65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SN54ALS299, SN74ALS299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS

SDAS220B - DECEMBER 1982 - REVISED DECEMBER 1994

recommended operating conditions

			SN	54ALS2	99	SN	74ALS2	99	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
la	High-level output current	Q _A ' or Q _H '			-0.4			-0.4	mA
IOH	riigii-ievei output current	Q _A – Q _H			-1			-2.6	IIIA
la.	Low lovel output ourrent	Q _A ′ or Q _H ′			4			8	mA
IOL	Low-level output current	Q _A – Q _H			12			24	IIIA
TA	Operating free-air temperature		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	ARAMETER	TEST CO	NOTIONS	SN	54ALS2	99	MIN TYPT MAX -1.5 VCC -2 2.4 3.2 0.25 0.4 0.35 0.5 0.25 0.4 0.35 0.5 0.1 0.1 -0.2 -0.2 -0.1 -15 -70 -30 -112	LINIT			
	ARAWETER	lesi co	NDITIONS	MIN	TYP [†]	MAX	MIN	MIN TYPT MAX		UNIT	
٧ıK		V _{CC} = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.5			-1.5	V	
	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	2			
Vон	Q _A – Q _H	V _{CC} = 4.5 V	$I_{OH} = -1 \text{ mA}$	2.4	3.3					V	
	QA - QH	VCC = 4.5 V	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2			
	Q _A , or Q _H ,	V _{CC} = 4.5 V	$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4 0.5 0.4 0.5 0.1 0.1 20 -0.2 -0.1 -70		
\/o;	QA' OI QH'	VCC = 4.5 V	$I_{OL} = 8 \text{ mA}$					0.35	0.5	V	
VOL	Q _A – Q _H	V _{CC} = 4.5 V	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V	
	QA - QH	VCC = 4.5 V	I _{OL} = 24 mA					0.35	0.4 0.5 0.4 0.5 0.1 0.1 20 -0.2 -0.1 -70 -112 28 38		
1.	A – H	V _{CC} = 5.5 V	V _I = 5.5 V			0.1			0.1	mA	
Ħ	Any others	VCC = 5.5 V	V _I = 7 V			0.1			0.1	ША	
l _{IH} ‡		V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ	
. +	S0, S1, SR, SL	V 55V	V: 0.4.V			-0.2			-0.2	A	
I _{IL} ‡	Any others	$V_{CC} = 5.5 \text{ V},$	V _I = 0.4 V			-0.1			-0.1	mA	
	Q _A ' or Q _H '	V F-V	\/a 2.25\/	-15		-70	-15		-70	mA	
IO§	Q _A – Q _H	V _{CC} = 5.5 V,	$V_0 = 2.25 \text{ V}$	-20	-20 -112 -30			-112	MA		
			Outputs high		15	28		15	28		
ICC		V _{CC} = 5.5 V	Outputs low		22	38		22	38	mA	
			Outputs disabled		23	40		23	40	<u> </u>	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

 $[\]ddagger$ For I/O ports (Q_A-Q_H), the parameters I_{IH} and I_{IL} include the off-state output current.

^{\$} The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SDAS220B - DECEMBER 1982 - REVISED DECEMBER 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				SN54A	LS299	SN74A	LS299	UNIT
		MIN	MAX	MIN	MAX	ONT		
fclock	Clock frequency (at 50% duty cycle)			0	17	0	30	MHz
t _W	Pulse duration	CLK high or low		22		16.5		
	Fulse duration	CLR low		12		10		115
		S0 or S1	25		20			
l.	Setup time before CLK↑	0 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	High	18		16	ns	
t _{su}		Serial or parallel data	Low	15		6		ns
	Inactive-state setup time before CLK↑†	CLR	CLR			15		
+.	Hold time after CLK↑	S0 or S1		0		0		
^t h	HOIG LITTLE AILER CLK	Serial or parallel data	0		0		ns	

[†] Inactive-state setup time is also referred to as recovery time.


switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L R1 R2	= 50 pf = 500 = 500 = 500 = 500	2,		UNIT
			SN54A	LS299	SN74A	LS299	
			MIN	MAX	MIN	MAX	
f _{max}			17		30		MHz
^t PLH	- CLK	0.00	2	19	4	13	ns
^t PHL	CLK	Q _A –Q _H	4	25	7	19	113
t _{PLH}	CLV	00**0	2	21	5	15	ns
t _{PHL}	CLK	Q _A ′ or Q _H ′	4	25	8	18	115
4	CLR	Q _A -Q _H	6	29	6	22	20
^t PHL	CLR	Q _A ′ or Q _H ′	6	29	6	22	ns
^t PZH	OE1, OE2	0 0	5	22	6	16	ns
t _{PZL}	OE1, OE2	Q_A-Q_H	6	27	8	22	115
^t PZH	CO C4	0.0.	5	27	7	17	
tPZL	S0, S1	Q_A-Q_H	6	26	8	22	ns
t _{PHZ}	OF4 OF2	0.0.	1	15	1	8	20
t _{PLZ}	OE1, OE2	Q_A-Q_H	4	38	5	15	ns
^t PHZ	S0, S1	Q _A -Q _H	1	16	1	12	ns
^t PLZ	30, 31	ΨΑ ⁻ ΨΗ	4	34	8	25	115

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_{Γ} = t_{f} = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



PACKAGE OPTION ADDENDUM



25-Sep-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
83021012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	83021012A SNJ54ALS 299FK	Samples
8302101RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8302101RA SNJ54ALS299J	Samples
8302101SA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	8302101SA SNJ54ALS299W	Samples
SN54ALS299J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54ALS299J	Samples
SN74ALS299DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS299	Samples
SN74ALS299DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS299	Samples
SN74ALS299DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS299	Samples
SN74ALS299DWR	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70	ALS299	
SN74ALS299DWRE4	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70		
SN74ALS299DWRG4	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70		
SN74ALS299N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS299N	Sample
SN74ALS299NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS299N	Sample
SN74ALS299NSR	OBSOLETE	so	NS	20		TBD	Call TI	Call TI	0 to 70	ALS299	
SN74ALS299NSRE4	OBSOLETE	so	NS	20		TBD	Call TI	Call TI	0 to 70		
SN74ALS299NSRG4	OBSOLETE	so so	NS	20		TBD	Call TI	Call TI	0 to 70		
SNJ54ALS299FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	83021012A SNJ54ALS 299FK	Sample
SNJ54ALS299J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8302101RA SNJ54ALS299J	Sample
SNJ54ALS299W	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	8302101SA SNJ54ALS299W	Sample

⁽¹⁾ The marketing status values are defined as follows:

PACKAGE OPTION ADDENDUM



25-Sep-2013

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ALS299, SN74ALS299:

Catalog: SN74ALS299

Military: SN54ALS299

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product





25-Sep-2013

• Military - QML certified for Military and Defense Applications

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>