
# SN65LVDS96



# LVDS SERDES RECEIVER

## **FEATURES**

ISTRUMENTS

FEATURES	DG		KAGE
<ul> <li>3:21 Data Channel Compression at up to</li> </ul>		(TOP V	
1.428 Gigabits/s Throughput	Г		
<ul> <li>Suited for Point-to-Point Subsystem</li> </ul>	D17 [	1	48 V <sub>CC</sub>
Communication With Very Low EMI	D18 [		47 D16
3 Data Channels and Clock Low-Voltage	GND [	3	46 D15
Differential Channels in and 21 Data and		4	45 D14
Clock Low-Voltage TTL Channels Out	D20 [	5	44 GND
• Operates From a Single 3.3-V Supply and 250		6	43 D13
mW (Typ)	- 4	7	42 V <sub>CC</sub>
5-V Tolerant SHTDN Input	· · · · · · · · · · · · · · · · · · ·	8	41 D12
		9	40 D11
	4	10	39 D10
Bus Pins Tolerate 4-kV HBM ESD		11	38 GND
Packaged in Thin Shrink Small-Outline	LVDSV <sub>CC</sub>	12	37 D9
Package With 20 Mil Terminal Pitch		13	36 V <sub>CC</sub>
<ul> <li>Consumes &lt;1 mW When Disabled</li> </ul>	· ·-··· 4	14	35 D8
Wide Phase-Lock Input Frequency Range	A2P [	15 16	34 D7
20 MHz to 68 MHz	CLKINM [ CLKINP [	17	33 D6 32 GND
No External Components Required for PLL	9	18	32    GND 31    D5
<ul> <li>Inputs Meet or Exceed the Requirements of</li> </ul>			30 D3
ANSI EIA/TIA-644 Standard	9		29 D3
Industrial Temperature Qualified			28 V <sub>CC</sub>
$T_A = -40^{\circ}$ C to 85°C	3	22	27 D2
	4	23	26 D1
Replacement for the DS90CR216		24	25 GND
	904		4

## DESCRIPTION

The SN65LVDS96 LVDS serdes (serializer/deserializer) receiver contains three serial-in 7-bit parallel-out shift registers, a  $7 \times$  clock synthesizer, and four low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions allow receipt of synchronous data from a compatible transmitter, such asthe SN65LVDS95, over four balanced-pair conductors and expansion to 21 bits of single-ended LVTTL synchronous data at a lower transfer rate.

When receiving, the high-speed LVDS data is received and loaded into registers at the rate of seven times the LVDS input clock (CLKIN). The data is then unloaded to a 21-bit wide LVTTL parallel bus at the CLKIN rate. A phase-locked loop clock synthesizer circuit generates a  $7 \times$  clock for internal clocking and an output clock for the expanded data. The SN65LVDS96 presents valid data on the rising edge of the output clock (CLKOUT).

The SN65LVDS96 requires only four line termination resistors for the differential inputs and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with data transmission transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low level on this signal clears all internal registers to a low level.

The SN65LVDS96 is characterized for operation over ambient air temperatures of -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## SN65LVDS96




#### SLLS296H-MAY 1998-REVISED JULY 2006



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### FUNCTIONAL BLOCK DIAGRAM





# SN65LVDS96

SLLS296H-MAY 1998-REVISED JULY 2006





Figure 1. Typical 'LVDS96 Load and Shift Sequences

### EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			UNIT
V <sub>CC</sub> Sup	pply voltage range <sup>(2)</sup>		–0.5 V to 4 V
Vol	Itage range at any terminal	(except SHTDN)	-0.5 V to V <sub>CC</sub> + 0.5 V
Vol	Itage range at SHTDN term	–0.5 V to 5.5 V	
		Bus pins (Class 3A)	4 KV
	etrestatia disabarga (3)	Bus pins (Class 2B)	200 V
LIE	ectrostatic discharge <sup>(3)</sup>	All pins (Class 3A)	3 KV
		All pins (Class 2B)	200 V
Co	ntinuous total power dissipa	ation	See Dissipation Rating Table
T <sub>A</sub> Op	perating free-air temperature	–40°C to 85°C	
T <sub>stg</sub> Sto	brage temperature range	–65°C to 150°C	
Lea	ad temperature 1,6 mm (1/1	6 inch) from case for 10 seconds	260°C

Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 All voltage values are with respect to the GND terminals unless otherwise noted.

(2) All voltage values are with respect to the GND terminals unless otherw
 (3) This rating is measured using MIL-STD-883C Method, 3015.7.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR <sup>(1)</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DGG	1316 mW	13.1 mW/°C	724 mW	526 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

### **RECOMMENDED OPERATING CONDITIONS**

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		3	3.3	3.6	V
V <sub>IH</sub>	High-level input voltage	SHTDN	2			V
VIL	Low-level input voltage	SHTDN			0.8	V
V <sub>ID</sub>	Magnitude of differential input voltag	e	0.1		0.6	V
V <sub>IC</sub>	Common-mode input voltage		$\frac{ V_{ID} }{2}$		$2.4 \times \frac{ V_{ID} }{2}$	V
T <sub>A</sub>	Operating free-air temperature		-40		V <sub>CC</sub> -0.8 85	°C

#### **TIMING REQUIREMENTS**

	PARAMETERS	MIN	NOM	MAX	UNIT
t <sub>c</sub> (	(1) Input clock period	14.7	t <sub>c</sub>	50	ns

(1)  $t_c$  is defined as the mean duration of a minimum of 32,000 clock periods.

## **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going differential Input voltage threshold				100	mV
V <sub>IT-</sub>	Negative-going differential Input voltage threshold <sup>(2)</sup>		-100			mV
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -4 \text{ mA}$	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OH</sub> = 4 mA			0.4	V
		Disabled, all inputs open			280	μΑ
I <sub>CC</sub>	Quiescent current (average)	Enabled, AnP at 1 V and AnM at 1.4 V, $t_{\rm c}$ = 15.38 ns		60	280 82	0
		Enabled, $C_L = 8 \text{ pF}$ , Worst-case pattern (see Figure 4), $t_c = 15.38 \text{ ns}$		94		mA
I <sub>IH</sub>	High-level input current (SHTDN)	$V_{IH} = V_{CC}$			±20	μΑ
IIL	Low-level input current (SHTDN)	$V_{IL} = 0 V$			±20	μΑ
I <sub>IN</sub>	Input current (A inputs)	$0 \text{ V} \leq \text{V}_{\text{I}} \leq 2.4 \text{ V}$			±20	μΑ
I <sub>OZ</sub>	High-impedance output current	$V_{O} = 0 V$ to $V_{CC}$			±10	μΑ

(1) All typical values are  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}$ C. (2) The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for the negative-going input voltage threshold only.

### SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)


	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
t <sub>su</sub>	Data setup time, D0 through D20 to CLKOUT $\uparrow$			3.4	6		20
t <sub>h</sub>	Data hold time, CLKOUT↑ to D0 through D20	C <sub>L</sub> = 8 pF,	See Figure 5	4	6		ns
+	Receiver input skew margin <sup>(1)</sup>	t <sub>c</sub> = 15.38 ns (±0.2%),	$T_A = 0^{\circ}C$ to $85^{\circ}C$	490	800		ps
τ <sub>RSKM</sub>	(see Figure 7)	Input clock jitter  <50 ps <sup>(2)</sup>	$T_A = -40^{\circ}C$ to $0^{\circ}C$	350			ps
t <sub>d</sub>	Delay time, input clock to output clock (see Figure 7)	t <sub>c</sub> = 15.38 ns (±0.2%)			3.7		ns
	Change in output clock period from	$t_c$ = 15.38 + 0.75 sin (2π500E3t) ±0.05 ns, See Figure 7			±80		20
$\Delta t_{C(O)}$	cycle to cycle <sup>(3)</sup>	$t_c$ = 15.38 + 0.75 sin (2 $\pi$ 3E6t) ±0.05 ns, See Figure 7			±300		ps
t <sub>en</sub>	Enable time, SHTDN to phase lock	See Figure 8			1		ms
t <sub>dis</sub>	Disable time, SHTDN to Off state	See Figure 9			400		ns
t <sub>t</sub>	Output transition time (10% to 90% $t_r$ or $t_f$ )	C <sub>L</sub> = 8 pF			3		ns
t <sub>w</sub>	Output clock pulse duration				0.43 t <sub>c</sub>		ns

(1) t<sub>RSKM</sub> is the timing margin available to allocate to the transmitter and interconnection skews and clock jitter. The value of this parameter at clock periods other than 15.38 ns can be calculated from  $\frac{tc}{14}$ –600 ps.

|Input clock jitter| is the magnitude of the change in the input clock period.

(2) (3)  $\Delta t_{C(O)}$  is the change in the output clock period from one cycle to the next cycle observed over 15,000 cycles.










Figure 4. Worst-Case<sup>(1)</sup> Test Pattern

## PARAMETER MEASUREMENT INFORMATION (continued)




Figure 5. Setup and Hold-Time Measurements

## PARAMETER MEASUREMENT INFORMATION (continued)






Figure 6. Receiver Input Skew Margin, Setup/Hold Time, and t<sub>d</sub> Definitions

### PARAMETER MEASUREMENT INFORMATION (continued)





## **APPLICATION INFORMATION**

#### **16-BIT BUS EXTENSION**

In a 16-bit bus application (Figure 11), TTL data and clock coming from bus transceivers that interface the backplane bus arrive at the Tx parallel inputs of the LVDS serdes transmitter. The clock associated with the bus is also connected to the device. The on-chip PLL synchronizes this clock with the parallel data at the input. The data is then multiplexed into three different line drivers which perform the TTL to LVDS conversion. The clock is also converted to LVDS and presented to a separate driver. This synchronized LVDS data and clock at the receiver, which recovers the LVDS data and clock, performs a conversion back to TTL. Data is then demultiplexed into a parallel format. An on-chip PLL synchronizes the received clock with the parallel data, and then all are presented to the parallel output port of the receiver.




Figure 11. 16-Bit Bus Extension

#### **16-BIT BUS EXTENSION WITH PARITY**

In the previous application we did not have a checking bit that would provide assurance that the data crosses the link. If we add a parity bit to the previous example, we would have a diagram similar to the one in Figure 12. The device following the SN74FB2032 is a low cost parity generator. Each transmit-side transceiver/parity generator takes the LVTTL data from the corresponding transceiver, performs a parity calculation over the byte, and then passes the bits with its calculated parity value on the parallel input of the LVDS serdes transmitter. Again, the on-chip PLL synchronizes this transmit clock with the eighteen parallel bits (16 data + 2 parity) at the input. The synchronized LVDS data/parity and clock arrive at the receiver.

The receiver performs the conversion from LVDS to LVTTL and the transceiver/parity generator performs the parity calculations. These devices compare their corresponding input bytes with the value received on the parity bit. The transceiver/parity generator will assert its parity error output if a mismatch is detected.

#### **APPLICATION INFORMATION (continued)**




Figure 12. 16-Bit Bus Extension With Parity

#### LOW COST VIRTUAL BACKPLANE TRANSCEIVER

Figure 13 represents LVDS serdes in an application as a virtual backplane transceiver (VBT). The concept of a VBT can be achieved by implementing individual LVDS serdes chipsets in both directions of subsystem serialized links.

Depending on the application, the designer will face varying choices when implementing a VBT. In addition to the devices shown in Figure 13, functions such as parity and delay lines for control signals could be included. Using additional circuitry, half-duplex or full-duplex operation can be achieved by configuring the clock and control lines properly.

The designer may choose to implement an independent clock oscillator at each end of the link and then use a PLL to synchronize LVDS serdes's parallel I/O to the backplane bus. Resynchronizing FIFOs may also be required.




Figure 13. Virtual Backplane Transceiver

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65LVDS96DGG	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65LVDS96DGGG4	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65LVDS96DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65LVDS96DGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS INSTRUMENTS www.ti.com

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS96DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1



# PACKAGE MATERIALS INFORMATION

19-Mar-2008



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS96DGGR	TSSOP	DGG	48	2000	346.0	346.0	41.0

# **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated