

## DUAL LVDS DIFFERENTIAL DRIVERS AND RECEIVERS

### FEATURES

- DS90LV049 Compatible
- Up to 400 Mbps Signaling Rates
- Flow-Through Pin-out
- 50 ps Driver Channel-to-Channel Skew (Typ)
- 50 ps Receiver Channel-to-Channel Skew (Typ)
- 3.3-V Power Supply
- High-Impedance Disable for all Outputs
- Internal Failsafe Biasing of Receiver Inputs
- 1.4 ns Driver Propagation Delay (Typ)
- 1.9 ns Receiver Propagation Delay (Typ)
- High Impedance Bus Pins on Power Down
- ANSI TIA/EIA-644-A Compliant
- Receiver Input and Driver Output ESD Exceeds 10 kV
- 16-pin TSSOP Package

### APPLICATIONS

- Full-duplex LVDS Communications of Clock and Data
- Printers


### DESCRIPTION

The SN65LVDS049 is a dual flow-through differential line driver-receiver pair that uses low-voltage differential signaling (LVDS) to achieve signaling rates as high as 400 Mbps. The TIA/EIA-644-A standard compliant electrical interface provides a minimum differential output voltage magnitude of 250 mV into a 100-Ω load and receipt of signals with up to 1 V of ground potential difference between a transmitter and receiver. The LVDS receivers have internal failsafe biasing that places the outputs into a known high state for unconnected differential inputs.


The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100-Ω characteristic impedance. The transmission media may be printed-circuit board traces, backplanes, or cables. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics)

The SN65LVDS049 is characterized for operation from –40°C to 85°C

#### FUNCTIONAL DIAGRAM



#### PW PACKAGE (Marked as LVDS049) (TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

**DRIVER TRUTH TABLE**

INPUT	ENABLES		OUTPUTS (1)	
DIN	EN	$\overline{\text{EN}}$	D <sub>OUT+</sub>	D <sub>OUT-</sub>
L	H	L or OPEN	L	H
H			H	L
X	All other conditions		Z	Z

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off)

**RECEIVER TRUTH TABLE**

DIFFERENTIAL INPUT	ENABLES		OUTPUT (1)
R <sub>IN-</sub> - R <sub>IN+</sub>	EN	EN	R <sub>OUT</sub>
V <sub>ID</sub> ≥ 100 mV	H	L or OPEN	H
V <sub>ID</sub> ≤ - 100 mV			L
Open/short or terminated			H
X	All other conditions		Z

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off)

**ENABLE FUNCTION TABLE**

ENABLES		OUTPUTS	
EN	$\overline{\text{EN}}$	LVDS Out	LVCMOS Out
L or Open	L or Open	DISABLED	DISABLED
H	L or Open	ENABLED	ENABLED
L or Open	H	DISABLED	DISABLED
H	H	DISABLED	DISABLED

**POWER DISSIPATION RATING**

PACKAGE	CIRCUIT BOARD MODEL	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR (1) ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C POWER RATING
PW	Low-K (2)	774 mW	6.2 mW/°C	402 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

(2) In accordance with the Low-K thermal metric definitions of EIA/JESD51-3.

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

			UNIT
Supply voltage range (2), $V_{CC}$			-0.3 V to 4 V
Voltage range	$D_{IN}$ , $R_{OUT}$ , $\overline{EN}$ , or $\overline{EN}$		-0.3 V to ( $V_{CC} + 0.3$ V)
	$R_{IN+}$ or $R_{IN-}$		-0.3 V to 4 V
	$D_{OUT+}$ or $D_{OUT-}$		-0.3 V to 3.9 V
ESD	Human Body Model (3)	$R_{IN+}$ , $R_{IN-}$ , $D_{OUT+}$ , and $D_{OUT-}$	$\pm 10$ kV
		All pins	$\pm 2$ K V
	Charged-Device Model (4)	All pins	$\pm 500$ V
LVDS output short circuit duration ( $D_{OUT+}$ , $D_{OUT-}$ )			Continuous
Continuous power dissipation			See Dissipation Rating Table
Storage temperature range			-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds			260°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability
- (2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
- (3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
- (4) Tested in accordance with JEDEC Standard 22, Test Method C101.

## RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	3	3.3	3.6	V
Receiver input voltage	GND			V
Common-mode input voltage, $V_{IC}$	$\frac{ V_{ID} }{2}$	2.4	$\frac{ V_{ID} }{2}$	V
		$V_{CC} - 0.8$		V
Operating free-air temperature, $T_A$	-40		85	°C

## DEVICE ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP (1)	MAX	UNIT
INPUT DC SPECIFICATIONS (D <sub>IN</sub> , EN, $\overline{\text{EN}}$ )						
V <sub>IH</sub>	Input high voltage		2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Input low voltage		GND		0.8	V
I <sub>IH</sub>	Input high current	V <sub>IN</sub> = V <sub>CC</sub>	-10	3	10	μA
I <sub>IL</sub>	Input low current	V <sub>IN</sub> = GND	-10	1	10	μA
V <sub>CL</sub>	Input clamp voltage	I <sub>CL</sub> = -18 mA	-1.5	-0.8		V
LVDS Output DC Specifications (D <sub>OUT+</sub> , D <sub>OUT-</sub> )						
V <sub>OD</sub>	Differential output voltage	R <sub>L</sub> = 100 Ω, See Figure 1	250	350	450	V
Δ V <sub>OD</sub>	Change in magnitude of V <sub>OD</sub> for complimentary output states		-35	1	35	mV
V <sub>OS</sub>	Offset voltage		1.125	1.2	1.375	V
ΔV <sub>OS</sub>	Change in magnitude of V <sub>OS</sub> for complimentary output states		-25	1	25	mV
I <sub>OS</sub>	Output short circuit current	Enabled D <sub>IN</sub> = V <sub>CC</sub> and D <sub>OUT+</sub> = 0 V, or D <sub>IN</sub> = GND and D <sub>OUT-</sub> = 0 V		-4.5	-9	mA
I <sub>OSD</sub>	Differential output short circuit current (2)	Enabled, V <sub>OD</sub> = 0 V		-3.6	-9	mA
I <sub>OFF</sub>	Power-off leakage	V <sub>CC</sub> = 0 V or Open; V <sub>O</sub> = 0 or 3.6 V	-20	0	20	μA
I <sub>OZ</sub>	Output high-impedance current	EN = 0 V and $\overline{\text{EN}}$ = V <sub>CC</sub> , V <sub>O</sub> = 0 or V <sub>CC</sub>	-10	0	10	μA
LVDS Input DC Specifications (R <sub>IN+</sub> , R <sub>IN-</sub> )						
V <sub>IT+</sub>	Differential input high threshold	V <sub>CM</sub> = 1.2 V, 0.05 V, 2.35 V			100	mV
V <sub>IT-</sub>	Differential input low threshold		-100			mV
V <sub>CMR</sub>	Common-mode voltage range	V <sub>ID</sub> = ± 100 mV	0.05		2.35	V
I <sub>IN</sub>	Input current	V <sub>CC</sub> = 3.6 V, V <sub>IN</sub> = 0 V or 2.8 V	-20		20	μA
		V <sub>CC</sub> = 0 V, V <sub>IN</sub> = 0 V, 2.8 V, or 3.6 V	-20		20	μA
Outputs DC Specifications (R <sub>OUT</sub> )						
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -0.4 mA, V <sub>ID</sub> = 200 mV	2.7	3.3		V
V <sub>OL</sub>	Output Low voltage	I <sub>OL</sub> = 2 mA, V <sub>ID</sub> = -200 mV		0.05	0.25	V
I <sub>OZ</sub>	Output high-impedance current	Disabled, V <sub>OUT</sub> = 0 V or V <sub>CC</sub>	-10	0	10	μA
Device DC Specifications						
I <sub>CC</sub>	Power supply current (LVDS loaded, enabled)	EN = 3.3 V, D <sub>IN</sub> = V <sub>CC</sub> or Gnd, 100 -Ω differential LVDS loads		17	35	mA
I <sub>CCZ</sub>	High impedance supply current (disabled)	No loads, EN = 0 V		1	25	mA

(1) All typical values are at 25°C and with a 3.3 V supply.

(2) Output short circuit current ( $I_{OS}$ ) is specified as magnitude only, the minus sign indicates direction only

## SWITCHING CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP (1)	MAX	UNIT
LVDS Outputs (D <sub>OUT+</sub> , D <sub>OUT-</sub> )						
t <sub>PLHD</sub>	Differential propagation delay low to high	R <sub>L</sub> = 100 Ω, C <sub>L</sub> = 15 pF distributed, See Figure 2	1.3		2.0	ns
t <sub>PHLD</sub>	Differential propagation delay high to low		1.4		2.0	ns
t <sub>sk(p)</sub>	Differential pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )		0	0.15	0.4	ns
t <sub>sk(o)</sub>	Differential channel-to-channel skew (2)		0	0.05	0.5	ns
t <sub>sk(pp)</sub>	Differential part-to-part skew (3)		0	1		ns
t <sub>r</sub>	Differential rise time		0.2	0.5	1	ns
t <sub>f</sub>	Differential fall time		0.2	0.5	1	ns
t <sub>PHZ</sub>	Disable time, high level to high impedance	R <sub>L</sub> = 100 Ω, C <sub>L</sub> = 15 pF distributed, See Figure 3	2.7		4	ns
t <sub>PLZ</sub>	Disable time, low level to high impedance		2.7		4	ns
t <sub>PZH</sub>	Enable time, high impedance to high level		1	5	8	ns
t <sub>PZL</sub>	Enable time, high impedance to low level		1	5	8	ns
f <sub>MAX</sub>	Maximum operating frequency (4)		250		MHz	
LVCMOS Outputs (R <sub>OUT</sub> )						
t <sub>PLH</sub>	Propagation delay low to high	V <sub>ID</sub> = 200 mV, C <sub>L</sub> = 15 pF distributed, See Figure 4	0.5	1.9	3.5	ns
t <sub>PHL</sub>	Propagation delay high to low		0.5	1.7	3.5	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )		0	0.2	0.4	ns
t <sub>sk(o)</sub>	Channel-to-channel skew (5)		0	0.05	0.5	ns
t <sub>sk(pp)</sub>	Part-to-part skew (6)		0	1		ns
t <sub>r</sub>	Rise time		0.3	0.5	1.4	ns
t <sub>f</sub>	Fall time		0.3	0.5	1.4	ns
t <sub>PHZ</sub>	Disable time, high level to high impedance	C <sub>L</sub> = 15 pF distributed, See Figure 5	3	7.2	9	ns
t <sub>PLZ</sub>	Disable time, low level to high impedance		2.5	4	8	ns
t <sub>PZH</sub>	Enable time, high impedance to high level		2.5	4.2	7	ns
t <sub>PZL</sub>	Enable time, high impedance to low level		2	3.3	7	ns
f <sub>MAX</sub>	Maximum operating frequency (7)		200	250	MHz	

(1) All typical values are at 25°C and with a 3.3 V supply.

(2) t<sub>sk(o)</sub> is the magnitude of the time difference between the t<sub>PLH</sub> or t<sub>PHL</sub> of all drivers of a single device with all of their inputs connected together.

(3) t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.


(4) f<sub>(MAX)</sub> generator input conditions: t<sub>r</sub> = t<sub>f</sub> < 1 ns (0% to 100%), 50% duty cycle, 0 V to 3 V. Output Criteria: duty cycle = 45% to 55%, V<sub>OD</sub> > 250 mV, all channels switching.

(5) t<sub>sk(lim)</sub> is the maximum delay time difference between drivers over temperature, V<sub>CC</sub>, and process.

(6) t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

(7) f<sub>(MAX)</sub> generator input conditions: t<sub>r</sub> = t<sub>f</sub> < 1 ns (0% to 100%), 50% duty cycle, V<sub>ID</sub> = 200 mV, V<sub>CM</sub> = 1.2 V. Output criteria: duty cycle = 45% to 55%, V<sub>OH</sub> > 2.7 V, V<sub>OL</sub> < 0.25 V, all channels switching.

## EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



## PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver  $V_{OD}$  and  $V_{OS}$  Test Circuit




Figure 2. Driver Propagation Delay and Rise/Fall Time Test Circuit and Waveforms




Figure 3. Driver High-Impedance State Delay Test Circuit and Waveforms




Figure 4. Receiver Propagation Delay and Rise/Fall Test Circuit and Waveforms




Figure 5. Receiver High-Impedance State Delay Test Circuit and Waveforms  
(Note,  $V_{CC} = 3.3$  V)



## TYPICAL CHARACTERISTICS




Figure 6.




Figure 7.

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
SN65LVDS049PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS049	<a href="#">Samples</a>
SN65LVDS049PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS049	<a href="#">Samples</a>
SN65LVDS049PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS049	<a href="#">Samples</a>
SN65LVDS049PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS049	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS049PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS049PWR	TSSOP	PW	16	2000	367.0	367.0	35.0

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - $\Delta$  C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
  - $\Delta$  D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
  - E. Falls within JEDEC MO-153

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



4211284-3/F 12/12

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)