

www.ti.com SLLSEA3 – DECEMBER 2011

### 9-CHANNEL RS-422 / RS-485 TRANSCEIVER


Check for Samples: SN65HVD09-EP

### **FEATURES**


- Designed to Operate at up to 20 Million Data Transfers per Second on Each RS-422/RS-485 Channel
- SN65HVD09 Packaged in Thin Shrink
   Small-Outline Package with 0.5-mm Pin Pitch
- ESD Protection on Bus Pins Exceeds 12kV
- Low Disabled Supply Current 8 mA Typ
- Thermal Shutdown Protection
- Positive- and Negative-Current Limiting
- · Power-Up/Down Glitch Protection

## SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- · Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability



Terminals 13 through 17, and 40 through 44 are connected together to the package lead frame and signal ground.




### DESCRIPTION

The SN65HVD09 is a 9-channel RS-422 / RS-485 transceiver suitable for industrial applications. It offers improved switching performance, a small package, and high ESD protection. The precise skew limits ensures that the propagation delay times, not only from channel-to-channel but from device-to-device, are closely matched for the tight skew budgets associated with high-speed parallel data buses.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





Patented thermal enhancements are used in the thin shrink, small-outline package (TSSOP), allowing operation over the industrial temperature range. The TSSOP package offers very small board area requirements while reducing the package height to 1 mm. This provides more board area and allows component mounting to both sides of the printed circuit boards for low-profile, space-restricted applications such as small form-factor hard disk drives.

The HVD09 can withstand electrostatic discharges exceeding 12 kV using the human-body model, and 600 V using the machine model on the RS-485 I/O terminals. This provides protection from the noise that can be coupled into external cables. The other terminals of the device can withstand discharges exceeding 4 kV and 400 V respectively.

Each of the nine half-duplex channels of the HVD09 is designed to operate with either RS-422 or RS-485 communication networks.

The SN65HVD09 is characterized for operation from -40°C to 85°C.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### ORDERING INFORMATION(1)

T <sub>A</sub>	PACKAGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER
–40°C to 85°C	TSSOP-DGG	SN65HVD09IDGGREP	SN65HVD09EP	V62/12607-01XE

- For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
  website at www.ti.com.
- (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


### **PIN FUNCTIONS**

PII	N	LOGIC		TERMINATION	DECODITION
NAME	NO.	LEVEL	I/O	TERMINATION	DESCRIPTION
1A to 9A	4,6,8,10, 19,21,23, 25,27	TTL	I/O	Pullup	1A to 9A carry data to and from the communication controller.
1B- to 9B-	29,31,33, 35,37,.46 , 48,50,52	RS-485	I/O	Pulldown	1B– to 9B– are the inverted data signals of the balanced pair to/from the bus.
1B+ to 9B+	30,32,34, 36,38,47, 49,51,53	RS-485	I/O	Pullup	1B+ to 9B+ are the noninverted data signals of the balanced pair to/from the bus.
BSR	2	TTL	Input	Pullup	BSR is the bit significant response. BSR disables receivers 1 through 8 and enables wired-OR drivers when BSR and DE/RE and CDE1 or CDE2 are high. Channel 9 is placed in a high-impedance state with BSR high.
CDE0	54	TTL	Input	Pulldown	CDE0 is the common driver enable 0. Its input signal enables all drivers when CDE0 and 1DE/RE – 9DE/RE are high.
CDE1	55	TTL	Input	Pulldown	CDE1 is the common driver enable 1. Its input signal enables drivers 1 to 4 when CDE1 is high and BSR is low.
CDE2	56	TTL	Input	Pulldown	CDE2 is the common driver enable 2. When CDE2 is high and BSR is low, drivers 5 to 8 are enabled.
CRE	3	TTL	Input	Pullup	CRE is the common receiver enable. When high, CRE disables receiver channels 5 to 9.
1DE/RE to 9DE/RE	5,7,9,11, 20,22,24, 26,28	TTL	Input	Pullup	1DE/RE-9DE/RE are direction controls that transmit data to the bus when it and CDE0 are high. Data is received from the bus when 1DE/RE-9DE/RE and CRE and BSR are low and CDE1 and CDE2 are low.
GND	1,13,14, 15,16,17, 40,41,42, 43,44	NA	Power	NA	GND is the circuit ground. All GND terminals except terminal 1 are physically tied to the die pad for improved thermal conductivity. (1)
V <sub>CC</sub>	12,18,39, 45	NA	Power	NA	Supply voltage

(1) Terminal 1 must be connected to signal ground for proper operation.

## TEXAS INSTRUMENTS

### **LOGIC DIAGRAM (POSITIVE LOGIC)**





### **ABSOLUTE MAXIMUM RATINGS**(1)

			VALUE	UNIT	
V <sub>CC</sub>	Supply voltage range <sup>(2)</sup>		-0.3 to 6	V	
	Bus voltage range		-10 to 15	V	
	Data I/O and control (A signal	de) voltage range	-0.3 to V <sub>CC</sub> +0.5	V	
Io	Receiver output current		±40	mA	
	Electrostatic discharge		B side and GND, ESD HBM	12	kV
		B side and GND, ESD MM	400	V	
		All terminals, ESD HBM	4	kV	
		All terminals, ESD MM	400	V	
	Continuous total power dissipation (3)		Internally Limited		

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.r

### **DISSIPATION RATINGS**

PACKAGE	TA ≤ 25°C	OPERATING FACTOR <sup>(1)</sup> ABOVE $T_A = 25^{\circ}C$	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DGG	2500 mW	20 mW/°C	1600 mW	1300 mW

<sup>(1)</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

### **PACKAGE THERMAL CHARACTERISTICS**

			MIN	NOM	MAX	UNIT
$\theta_{JA}$	Junction-to-ambient thermal resistance	DGG, board-mounted, no air flow		50		°C/W
$\theta_{\text{JC}}$	Junction-to-case thermal resistance	DGG		27		°C/W
$T_{SD}$	Thermal shutdown temperature	· · · · · · · · · · · · · · · · · · ·		165		°C

### RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage		4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage	Except nB+, nB-(1)	2			V
$V_{IL}$	Low-level input voltage	Except no+, no-			0.8	V
$V_O$ , $V_I$ , or $V_{IC}$	Voltage at any bus terminal (separately or common-mode)	nB+ or nB-	<b>–</b> 7		12	V
	0.1.1	Driver	-60		60	mA
10	Output current	Receiver	-8		8	mA
T <sub>A</sub>	Operating free-air temperature		-40		85	°C

(1) n = 1 - 9

<sup>(2)</sup> All voltage values are with respect to the GND terminals.

<sup>(3)</sup> The maximum operating junction temperature is internally limited. Use the Dissipation Rating Table to operate below this temperature.

## NSTRUMENTS

### **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			SN65HVD09			LINUT
	PARAMETER		TEST CONDITIO	NS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
	D: 1"	RS-422 load,	$R_L = 100 \Omega$	See Figure 1	0.56	1.6		
$ V_{OD} $	Driver differential output voltage magnitude	RS-485 load,	$R_L = 54 \Omega$	See rigure r		1.4		V
		Pull-Up Pull-Down	Load	See Figure 2	1	1.5		
,	High-level output voltage	A side, $I_{OH} = -8 \text{ m/s}$	$A, V_{ID} = 200 \text{ mV},$	See Figure 4	4	4.5		V
V <sub>OH</sub>	riigii-ievei output voitage	B side,		See Figure 2		3		V
.,	Low-level output voltage	A side, I <sub>OH</sub> = 8 mA	$V_{ID} = -200 \text{ mV},$	See Figure 4		0.6	0.8	V
V <sub>OL</sub>	Low-level output voltage	B side,		See Figure 2		1		V
V <sub>IT+</sub>	Receiver positive-going differential input threshold voltages	I <sub>OH</sub> = -8 mA,		See Figure 4			0.2	V
V <sub>IT-</sub>	Receiver negativegoing differential input threshold voltage	I <sub>OL</sub> = 8 mA,		SeeFigure 4	-0.2			V
$V_{hys}$	Receiver input hysteresis (V <sub>IT+</sub> – V <sub>IT-</sub> )	V <sub>CC</sub> = 5 V,	T <sub>A</sub> = 25°C		24	45		mV
	Bus input current	V <sub>IH</sub> = 12 V	V <sub>CC</sub> = 5 V,				1	mA
		V <sub>IH</sub> = 12 V	$V_{CC} = 0$ ,	011 1 1 1 0 1			1	mA
ı		V <sub>IH</sub> = -7 V	V <sub>CC</sub> = 5 V,	Other input at 0 V	-0.8	-0.4		mA
		V <sub>IH</sub> = -7 V	$V_{CC} = 0$ ,		-0.8	-0.3		mA
	TRAIN A	nA, BSR, DE/RE, a	and CRE,	V <sub>IH</sub> = 2 V	-100			μA
IH	High-level input current	CDE0, CDE1, and	CDE2,	V <sub>IH</sub> = 2V			100	μA
		nA, BSR, DE/RE, a	and CRE,	V <sub>IL</sub> = 0.8 V	-100			μA
IL	Low-level input current	CDE1, CDE1, and	CDE2,	V <sub>IL</sub> = 0.8 V			100	μA
os	Short circuit output current	nB+ or nB-					±260	mA
	High-impedance-state output	nA			Se	e I <sub>IH</sub> and I <sub>IL</sub>		
OZ	current	nB+ or nB-				See I <sub>II</sub>		
		Disabled					10	
$I_{CC}$	Supply current	All drivers enabled	, no load				60	mA
		All receivers enabled, no load					45	
Co	Output capacitance	nB+ or nB- to GNE	)			18		pF
<u> </u>	Dower dissinction consists (2)	Receiver				40		~F
$C_{\sf pd}$	Power dissipation capacitance (2)	Driver				100		pF

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C. (2)  $C_{pd}$  determines the no-load dynamic supply current consumption,  $I_S$  =  $C_{PD}$  ×  $V_{CC}$  × f +  $I_{CC}$ 



### **DRIVER SWITCHING CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	DADAMETED	TEGT COMPLETIONS	SN65HVD09			
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>pd</sub>	Propagation delay time, t <sub>PHL</sub> or t <sub>PLH</sub> (see Figure 2 and Figure 3)		2.5		13.5	ns
t <sub>sk(p)</sub>	Pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>				5	ns
t <sub>f</sub>	Fall time	S1 to B, See Figure 3		4		ns
t <sub>r</sub>	Rise time	See Figure 3		8		ns
t <sub>en</sub>	Enable time, control inputs to active output				50	ns
t <sub>dis</sub>	Disable time, control inputs to high-impedance output				225	ns
t <sub>PHZ</sub>	Propagation delay time, high-level to high-impedance output			17	225	ns
t <sub>PLZ</sub>	Propagation delay time, low-level to high-impedance output	See Figure 6 and		25	225	ns
t <sub>PZH</sub>	Propagation delay time, high-impedance to high-level output	Figure 7		17	50	ns
t <sub>PZL</sub>	Propagation delay time, high-impedance to low-level output			17	50	ns

<sup>(1)</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

### **RECEIVER SWITCHING CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	DADAMETED	TEGT CONDITIONS	SN65HVD09			
	PARAMETER	TEST CONDITIONS	MIN	MIN TYP <sup>(1)</sup>		UNIT
t <sub>pd</sub>	Propagation delay time, t <sub>PHL</sub> or t <sub>PLH</sub> (see Figure 2 and Figure 3)		8		14.5	ns
t <sub>sk(lim)</sub>	Skew limit, maximum t <sub>pd</sub> – minimum t <sub>pd</sub> (2)				5	ns
t <sub>sk(p)</sub>	Pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>			0.6	5	ns
t <sub>t</sub>	Transition time (t <sub>r</sub> or t <sub>f</sub> )	See Figure 5		2		ns
t <sub>en</sub>	Enable time, control inputs to active output			31		ns
t <sub>dis</sub>	Disable time, control inputs to high-impedance output			41		ns
t <sub>PHZ</sub>	Propagation delay time, high-level to high-impedance output			34		ns
t <sub>PLZ</sub>	Propagation delay time, low-level to high-impedance output	See Figure 8 and		14		ns
t <sub>PZH</sub>	Propagation delay time, high-impedance to high-level output	Figure 9		30		ns
t <sub>PZL</sub>	Propagation delay time, high-impedance to low-level output			30		ns

<sup>(1)</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ . (2) This parameter is applicable at one  $V_{CC}$  and operating temperature within the recommended operating conditions and to any two devices.

### PARAMETER MEASUREMENT INFORMATION





Figure 1. Driver Test Circuit, RS-422 and RS-485 Loading



- <sup>†</sup> CDEO and DE/RE are at 2 V, BSR is at 0.8V, and all others are open.
- <sup>‡</sup> All nine drivers are enabled, similarly loaded, and switching.

Figure 2. Driver Test Circuit, Pull-Up and Pull-Down Loading<sup>‡</sup>





Figure 3. Driver Delay and Transition Time Test Waveforms



### PARAMETER MEASUREMENT INFORMATION (continued)



† CDEO, CDE1, CDE2, BSR, CRE, and DE/RE at 0.8 V

Figure 4. Receiver Propagation Delay and Transition Time Test Circuit

- A. All input pulses are supplied by a generator having the following characteristics:  $t_r \le 6$  ns,  $t_f \le 6$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_O = 50$   $\Omega$ .
- B. All resistances are in  $\Omega$  and ±5%, unless otherwise indicated.
- C. All capacitances are in pF and ±10%, unless otherwise indicated.
- D. All indicated voltages are ±10 mV.





Figure 5. Receiver Delay and Transition Time Waveforms



<sup>&</sup>lt;sup>†</sup> Includes probe and jig capacitance in two places.

Figure 6. Driver Enable and Disable Time Test Circuit

<sup>&</sup>lt;sup>‡</sup> All nine receivers are enabled and switching.



DRIVER	BSR	CDE0	CDE1	CDE2	CRE
1–8	Н	Н	L	L	X
9	L	Н	Н	Н	Н





Figure 7. Driver Enable Time Waveforms

- NOTES: A. All input pulses are supplied by a generator having the following characteristics:  $t_r \le 6$  ns,  $t_f \le 6$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_O = 50$   $\Omega$ .
  - B. All resistances are in  $\Omega$  and ±5%, unless otherwise indicated.
  - C. All capacitances are in pF and ±10%, unless otherwise indicated.
  - D. All indicated voltages are ±10 mV.



 $<sup>^\</sup>dagger$  CDEO is high, CDE1, CDE2, BSR, and  $\overline{\mbox{CRE}}$  are low, all others are open.

Figure 8. Receiver Enable and Disable Time Test Circuit

<sup>&</sup>lt;sup>‡</sup> Includes probe and jig capacitance.



3 V Input 1.4 V 1.4 V 0 V - t<sub>PLZ</sub> – t<sub>PZL</sub> → B + at 0 V B - at 3 V Output  $V_T = V_{CC}$  $V_{\text{OD}}$ Indeterminate t<sub>PHZ</sub> B + at 3 V 1.4 V 1.4 V Output B - at 0 V  $V_T = 0$ Indeterminate  $V_{OD}$ 

Figure 9. Receiver Enable and Disable Time Waveforms

- NOTES: A. All input pulses are supplied by a generator having the following characteristics:  $t_r \le 6$  ns,  $t_f \le 6$  ns,  $t_f \le 6$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_O = 50$   $\Omega$ .
  - B. All resistances are in  $\Omega$  and  $\pm 5\%$ , unless otherwise indicated.
  - C. All capacitances are in pF and ±10%, unless otherwise indicated.
  - D. All indicated voltages are ±10 mV.

SLLSEA3 – DECEMBER 2011 www.ti.com

## TEXAS INSTRUMENTS

### **TYPICAL CHARACTERISTICS**





Figure 10.



LOGIC INPUT CURRENT vs INPUT VOLTAGE




Figure 11.

# DRIVER LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT




Figure 13.

### TYPICAL CHARACTERISTICS (continued)

1.9 1.8




Figure 14.

### $R_L = 100 \Omega$ Differential Output Voltage - V 1.7 1.6 PU/PD Load 1.5 $R_L = 54 \Omega$ 1.3 1.2 1.1 -20 20 40 80 -40 60 Temperature - °C

**DRIVER** 

**DIFFERENTIAL OUTPUT VOLTAGE** 

**TEMPERATURE** 

Figure 15.

## RECEIVER PROPAGATION DELAY TIME




Figure 16.

## DRIVER PROPAGATION DELAY TIME vs





Figure 17.




### **TYPICAL CHARACTERISTICS (continued)**

### DRIVER OUTPUT CURRENT





## TYPICAL CHARACTERISTICS (continued) SCHEMATICS OF INPUTS AND OUTPUTS





### **APPLICATION INFORMATION**

### **FUNCTION TABLES**

### **RECEIVER**




INP	OUTPUT	
B+ <sup>1</sup>	B- <sup>1</sup>	Α
L	Н	L
Н	L	Н

### **DRIVER**



INPUT	OUTPUTS			
Α	B+	B-		
L	L	Н		
Н	Н	L		

### **TRANSCEIVER**




	OUTPUTS					
DE/RE	Α	B+1	B- <sup>1</sup>	Α	B+	B-
L	_	L	Н	L	_	_
L	_	Н	L	Н	_	-
Н	L	_	_	-	L	Н
I н	Н	_	_	l _	Н	1

### **DRIVER WITH ENABLE**




INPUT	S	OUTPUTS			
DE/RE	Α	B+	B-		
L	L	Z	Z		
L	Н	Z	Z		
Н	L	L	Н		
Η	Н	Н	L		

### WIRED-OR DRIVER



INPUT	OUTPUTS			
Α	B+	B-		
L	Z	Z		
Н	Н	L		

### TWO-ENABLE INPUT DRIVER




INPUT	rs	OUTPUTS		
DE/RE	Α	B+	B-	
L	L	Z	Z	
L	Н	Н	L	
Н	L	L	Н	
Н	Н	Н	L	


NOTE: H = high level, L = low level, X = irrelevant, Z = high impedance (off)

(1) An H in this column represents a voltage of 200 mV or higher than the other bus input. An L represents a voltage of 200 mV or lower than the other bus input. Any voltage less than 200 mV results in an indeterminate receiver output.







### (a) ACTIVE-HIGH BIDIRECTIONAL I/O WITH SEPARATE ENABLE




(c) WIRED-OR DRIVER AND ACTIVE-HIGH INPUT



(b) ACTIVE-LOW BIDIRECTIONAL I/O WITH SEPARATE ENABLE




(d) SEPARATE ACTIVE-HIGH INPUT, OUTPUT, AND ENABLE





- 1: When 0 is open drain
- 2: Must be open-drain or 3-state output
  - (1) When 0 is open drain
  - (2) Must be open-drain or 3-state output

NOTE: The BSR, CRE, A, and DE/RE inputs have internal pullup resistors. CDE0, CDE1, and CDE2 have internal pulldown resistors.




**Figure 19. Typical Transceiver Connections** 

SLLSEA3 – DECEMBER 2011 www.ti.com




### CHANNEL LOGIC CONFIGURATIONS WITH CONTROL INPUT LOGIC

The following logic diagrams show the positive-logic representation for all combinations of control inputs. The control inputs are from MSB to LSB; the BSR, CDE0, CDE1, CDE2, and CRE bit values are shown below the diagrams. Channel 1 is at the top of the logic diagrams; channel 9 is at the bottom of the logic diagrams.










Figure 24. 00101 Figure 25. 00110 Figure 26. 00111




Figure 27. 01000





Figure 28. 01001









Figure 34. 01111

10000 and 10001

**Hi-Z** Hi-Z Hi-Z -^^ Hi-Z  $v_{cc}$  $v_{cc}$  $v_{cc}$  $v_{cc}$ Hi-Z

Figure 36. 10010 and 10011






Figure 38. 10110 and 10111






Figure 39. 11000 and 11001




Figure 40. 11010 and 11011




Figure 41. 11100 and 11101




Figure 42. 11110 and 11111





11-Apr-2013

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
SN65HVD09IDGGREP	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SN65HVD09EP	Samples
V62/12607-01XE	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SN65HVD09EP	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN65HVD09-EP:

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.



### **PACKAGE OPTION ADDENDUM**

11-Apr-2013

Catalog: SN65HVD09

www.ti.com


NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

### DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>