



# DirectPath<sup>™</sup>, 2-VRMS Audio Line Driver With Adjustable Gain

Check for Samples: DRV632

## FEATURES

- Stereo DirectPath<sup>™</sup> Audio Line Driver – 2 Vrms Into 10 kΩ With 3.3-V Supply
- Low THD+N < 0.01% at 2 Vrms Into 10 k $\Omega$
- High SNR, >90 dB
- 600-Ω Output Load Compliant
- **Differential Input and Single-Ended Output**
- Adjustable Gain by External Gain-Setting Resistors
- Low DC Offset. <1 mV
- Ground-Referenced Outputs Eliminate DC-**Blocking Capacitors** 
  - Reduce Board Area
  - Reduce Component Cost
  - Improve THD+N Performance
  - No Degradation of Low-Frequency **Response Due to Output Capacitors**
- Short-Circuit Protection
- **Click- and Pop-Reduction Circuitry**
- **External Undervoltage Mute**
- Active Mute Control for Pop-Free Audio On/Off Control
- Space-Saving TSSOP Package

## APPLICATIONS

- Set-Top Boxes
- Blu-ray Disc<sup>™</sup>, DVD Players
- LCD and PDP TV
- Mini/Micro Combo Systems
- Sound Cards
- Laptops

## DESCRIPTION

The DRV632 is a 2-V<sub>RMS</sub> pop-free stereo line driver designed to allow the removal of the output dcblocking capacitors for reduced component count and cost. The device is ideal for single-supply electronics where size and cost are critical design parameters.

Designed usina Tľs patented DirectPath™ technology, The DRV632 is capable of driving 2 V<sub>RMS</sub> into a 10-k $\Omega$  load with 3.3-V supply voltage. The device has differential inputs and uses external gainsetting resistors to support a gain range of ±1 V/V to ±10 V/V, and gain can be configured individually for each channel. Line outputs have ±8-kV IEC ESD protection, requiring just a simple resistor-capacitor ESD protection circuit. The DRV632 has built-in active-mute control for pop-free audio on/off control. The DRV632 has an external undervoltage detector that mutes the output when the power supply is removed, ensuring a pop-free shutdown.

Using the DRV632 in audio products can reduce component count considerably compared to traditional methods of generating a 2-V<sub>RMS</sub> output. The DRV632 does not require a power supply greater than 3.3 V to generate its  $5.6-V_{pp}$  output, nor does it require a split-rail power supply. The DRV632 integrates its own charge pump to generate a negative supply rail that provides a clean, pop-free ground-biased 2-V<sub>RMS</sub> output.

The DRV632 is available in a 14-pin TSSOP.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. DirectPath, FilterPro are trademarks of Texas Instruments.

Blu-ray Disc is a trademark of Blu-ray Disc Association.

## **DRV632**

#### SLOS681A - JANUARY 2011 - REVISED JULY 2013

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION<sup>(1)</sup>

T <sub>A</sub>	PACKAGE	DESCRIPTION
-40°C to 85°C	DRV632PW	14-Pin

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range

		VALUE	UNIT
	Supply voltage, VDD to GND	-0.3 to 4	V
VI	Input voltage	V <sub>SS</sub> – 0.3 to VDD + 0.3	V
$R_L$	Minimum load impedance – line outputs – OUTL, OUTR	600	Ω
	Mute to GND, UVP to GND	-0.3 to VDD + 0.3	V
TJ	Maximum operating junction temperature range	-40 to 150	°C
T <sub>stg</sub>	Storage temperature range	-40 to 150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### THERMAL INFORMATION

		DRV632	
	THERMAL METRIC <sup>(1)</sup>	PW	UNIT
		14 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	130	°C/W
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance <sup>(3)</sup>	49	°C/W
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(4)</sup>	63	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter <sup>(5)</sup>	3.6	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter <sup>(6)</sup>	62	°C/W
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

## **RECOMMENDED OPERATING CONDITIONS**

			MIN	NOM	MAX	UNIT
VDD	Supply voltage	DC supply voltage	3	3.3	3.6	V
$R_L$	Load impedance		0.6	10		kΩ
$V_{\text{IL}}$	Low-level input voltage	Mute		40		% of VDD
$V_{\text{IH}}$	High-level input voltage	Mute		60		% of VDD
T <sub>A</sub>	Operating free-air temperature		-40	25	85	°C

## **ELECTRICAL CHARACTERISTICS**

 $T_A = 25^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>os</sub>	Output offset voltage	VDD = 3.3 V		0.5	1	mV
PSRR	Power-supply rejection ratio			80		dB
V <sub>OH</sub>	High-level output voltage	VDD = 3.3 V	3.1			V
V <sub>OL</sub>	Low-level output voltage	VDD = 3.3 V			-3.05	V
V <sub>UVP</sub> _	External UVP detect voltage			1.25		V
EX						
$V_{UVP}$	External UVP detect hysteresis current			5		μA
EX_HYS						
TERESI						
S						
f <sub>CP</sub>	Charge pump switching frequency		200	300	400	kHz
I <sub>IH</sub>	High-level input current, Mute	$VDD = 3.3 V, V_{IH} = VDD$			1	μA
$ I_{ L} $	Low-level input current, Mute	VDD = 3.3 V, V <sub>IL</sub> = 0 V			1	μA
	Supply ourrest	VDD = 3.3 V, no load, Mute = VDD	5	14	25	~ ^
I <sub>DD</sub>	Supply current	$VDD = 3.3 V$ , no load, $\overline{Mute} = GND$ , disabled		14		mA

#### **OPERATING CHARACTERISTICS**

VDD = 3.3 V,  $R_{DL}$  = 10 k $\Omega$ ,  $R_{FB}$  = 30 k $\Omega$ ,  $R_{IN}$  = 15 k $\Omega$ ,  $T_A$  = 25°C, Charge pump:  $C_P$  = 1  $\mu$ F (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vo	Output voltage, outputs in phase	THD+N = 1%, VDD = 3.3 V, f = 1 kHz, $R_L$ = 10 k $\Omega$	2	2.4		V <sub>rms</sub>
THD+N	Total harmonic distortion plus noise	$V_{O} = 2 V_{RMS}$ , f = 1 kHz		0.002%		
SNR	Signal-to-noise ratio <sup>(1)</sup>	A-weighted		105		dB
DNR	Dynamic range	A-weighted		105		dB
V <sub>N</sub>	Noise voltage	A-weighted		11		μV
ZO	Output Impedance when muted	Mute = GND		110		mΩ
	Input-to-output attenuation when muted	Mute = GND		80		dB
	Crosstalk—L to R, R to L	V <sub>O</sub> = 1 V <sub>rms</sub>		-110		dB
I <sub>LIMIT</sub>	Current limit			25		mA

(1) SNR is calculated relative to 2-Vrms output.



#### SLOS681A - JANUARY 2011 - REVISED JULY 2013

www.ti.com



#### **PIN FUNCTIONS**

PIN		I/O <sup>(1)</sup>	DESCRIPTION				
NAME	NO.	1/0()/	DESCRIPTION				
CN	7	I/O	Charge-pump flying capacitor negative connection				
СР	8	I/O	Charge-pump flying capacitor positive connection				
GND	4, 10	Р	Ground				
-INL	13	I	Left-channel OPAMP negative input				
+INL	14	I	Left-channel OPAMP positive input				
–INR	2	I	Right-channel OPAMP negative input				
+INR	1	I	Right-channel OPAMP positive input				
Mute	5	I	Mute, active-low				
OUTL	12	0	Left-channel OPAMP output				
OUTR	3	0	Right-channel OPAMP output				
UVP	11	I	Undervoltage protection, internal pullup; unconnected if UVP function is unused.				
VDD	9	Р	Positive supply				
VSS	6	Р	Supply voltage				


(1) I = input, O = output, P = power






SLOS681A - JANUARY 2011 - REVISED JULY 2013

#### FUNCTIONAL BLOCK DIAGRAM





SLOS681A - JANUARY 2011 - REVISED JULY 2013



6




**DRV632** 

#### www.ti.com

#### **TYPICAL CHARACTERISTICS (continued)**

 $VDD = 3.3 \text{ V}, \text{ } \text{T}_{\text{A}} = 25^{\circ}\text{C}, \text{ } \text{C}_{(\text{PUMP})} = \text{C}_{(\text{VSS})} = 1 \text{ } \mu\text{F} \text{ }, \text{ } \text{C}_{\text{IN}} = 2.2 \text{ } \mu\text{F}, \text{ } \text{R}_{\text{IN}} = 15 \text{ } \text{k}\Omega, \text{ } \text{R}_{\text{fb}} = 30 \text{ } \text{k}\Omega, \text{ } \text{R}_{\text{OUT}} = 32 \text{ } \Omega, \text{ } \text{C}_{\text{OUT}} = 1 \text{ } \text{nF} \text{ (unless otherwise noted)}$ 



SLOS681A - JANUARY 2011 - REVISED JULY 2013

9 V-12 V

## APPLICATION INFORMATION

#### LINE DRIVER AMPLIFIERS

Single-supply line-driver amplifiers typically require dc-blocking capacitors. The top drawing in Figure 6 illustrates the conventional line-driver amplifier connection to the load and output signal. DC blocking capacitors are often large in value. The line load (typical resistive values of 600  $\Omega$  to 10 k $\Omega$ ) combines with the dc blocking capacitors to form a high-pass filter. Equation 1 shows the relationship between the load impedance (R<sub>1</sub>), the capacitor  $(C_{O})$ , and the cutoff frequency  $(f_{C})$ .

$$f_{c} = \frac{1}{2\pi R_{L}C_{O}}$$
(1)


 $C_0$  can be determined using Equation 2, where the load impedance and the cutoff frequency are known.

$$C_{O} = \frac{1}{2\pi R_{L} f_{c}}$$
<sup>(2)</sup>

If f<sub>C</sub> is low, the capacitor must then have a large value because the load resistance is small. Large capacitance values require large package sizes. Large package sizes consume PCB area, stand high above the PCB, increase cost of assembly, and can reduce the fidelity of the audio output signal.



The DirectPath amplifier architecture operates from a single supply but makes use of an internal charge pump to provide a negative voltage rail. Combining the user-provided positive rail and the negative rail generated by the IC, the device operates in what is effectively a split-supply mode. The output voltages are now centered at zero volts with the capability to swing to the positive rail or negative rail. Combining this with the built-in click and pop reduction circuit, the DirectPath amplifier requires no output dc blocking capacitors. The bottom block diagram and waveform of Figure 6 illustrate the ground-referenced line-driver architecture. This is the architecture of the DRV632.





**DRV632** 

#### CHARGE-PUMP FLYING CAPACITOR AND PVSS CAPACITOR

The charge-pump flying capacitor serves to transfer charge during the generation of the negative supply voltage. The PVSS capacitor must be at least equal to the charge-pump capacitor in order to allow maximum charge transfer. Low-ESR capacitors are an ideal selection, and a value of 1  $\mu$ F is typical. Capacitor values that are smaller than 1  $\mu$ F can be used, but the maximum output voltage may be reduced and the device may not operate to specifications. If the DRV632 is used in highly noise-sensitive circuits, it is recommended to add a small LC filter on the VDD connection.

#### DECOUPLING CAPACITORS

The DRV632 is a DirectPath line-driver amplifier that requires adequate power supply decoupling to ensure that the noise and total harmonic distortion (THD) are low. A good, low equivalent-series-resistance (ESR) ceramic capacitor, typically 1  $\mu$ F, placed as close as possible to the device VDD lead works best. Placing this decoupling capacitor close to the DRV632 is important for the performance of the amplifier. For filtering lower-frequency noise signals, a 10- $\mu$ F or greater capacitor placed near the audio power amplifier would also help, but it is not required in most applications because of the high PSRR of this device.

#### GAIN-SETTING RESISTOR RANGES

The gain-setting resistors,  $R_{IN}$  and  $R_{fb}$ , must be chosen so that noise, stability, and input capacitor size of the DRV632 are kept within acceptable limits. Voltage gain is defined as  $R_{fb}$  divided by  $R_{IN}$ .

Selecting values that are too low demands a large input ac-coupling capacitor,  $C_{IN}$ . Selecting values that are too high increases the noise of the amplifier. Table 1 lists the recommended resistor values for different inverting-input gain settings.

GAIN	INPUT RESISTOR VALUE, RIN	FEEDBACK RESISTOR VALUE, R <sub>fb</sub>
-1 V/V	10 kΩ	10 kΩ
-1.5 V/V	8.2 kΩ	12 kΩ
-2 V/V	15 kΩ	30 kΩ
-10 V/V	4.7 kΩ	47 kΩ

#### Table 1. Recommended Resistor Values

#### USING THE DRV632 AS A SECOND-ORDER FILTER

Several audio DACs used today require an external low-pass filter to remove out-of-band noise. This is possible with the DRV632, as it can be used like a standard operational amplifier. Several filter topologies can be implemented, both single-ended and differential. In Figure 7, multi-feedback (MFB) with differential input and single-ended input are shown.

An ac-coupling capacitor to remove dc content from the source is shown; it serves to block any dc content from the source and lowers the dc gain to 1, helping to reduce the output dc offset to a minimum.

The component values can be calculated with the help of the TI FilterPro<sup>™</sup> program available on the TI Web site at:

http://focus.ti.com/docs/toolsw/folders/print/filterpro.html.




Figure 7. Second-Order Active Low-Pass Filter

The resistor values should have a low value for obtaining low noise, but should also have a high enough value to get a small-size ac-coupling capacitor. With the proposed values of R1 = 15 k $\Omega$ , R2 = 30 k $\Omega$ , and R3 = 43 k $\Omega$ , a dynamic range (DYR) of 106 dB can be achieved with a 1-µF input ac-coupling capacitor.

#### **INPUT-BLOCKING CAPACITORS**

DC input-blocking capacitors are required to be added in series with the audio signal into the input pins of the DRV632. These capacitors block the dc portion of the audio source and allow the DRV632 inputs to be properly biased to provide maximum performance.

These capacitors form a high-pass filter with the input resistor,  $R_{IN}$ . The cutoff frequency is calculated using Equation 3. For this calculation, the capacitance used is the input-blocking capacitor, and the resistance is the input resistor chosen from Table 1; then the frequency and/or capacitance can be determined when one of the two values is given.

It is recommended to use electrolytic capacitors or high-voltage-rated capacitors as input blocking capacitors to ensure minimal variation in capacitance with input voltages. Such variation in capacitance with input voltages is commonly seen in ceramic capacitors and can increase low-frequency audio distortion.

$$f_{cIN} = \frac{1}{2\pi R_{IN}C_{IN}} \qquad or \qquad C_{IN} = \frac{1}{2\pi f_{cIN}R_{IN}}$$
(3)

#### **DRV632 UVP OPERATION**

The shutdown threshold at the UVP pin is 1.25 V. The customer must use a resistor divider to obtain the shutdown threshold and hysteresis desired for a particular application. The customer-selected thresholds can be determined as follows:

#### EXTERNAL UNDERVOLTAGE DETECTION


External undervoltage detection can be used to mute/shut down the DRV632 before an input device can generate a pop.

The shutdown threshold at the UVP pin is 1.25 V. The user selects a resistor divider to obtain the shutdown threshold and hysteresis for the specific application. The thresholds can be determined as follows:

 $V_{UVP} = (1.25 - 6 \ \mu A \times R3) \times (R1 + R2) / R2$ Hysteresis = 5 \ \mu A \times R3 \times (R1 + R2) / R2

For example, to obtain  $V_{UVP} = 3.8$  V and 1-V hysteresis, we can use R1 = 3 k $\Omega$ , R2 = 1 k $\Omega$ , and R3 = 50 k $\Omega$ .





#### LAYOUT RECOMMENDATIONS

A proposed layout for the DRV632 can be seen in the DRV632EVM User's Guide, and the Gerber files can be downloaded from <a href="http://www.ti.com">http://www.ti.com</a>. To access this information, open the DRV632 product folder and look in the Tools and Software folder.


#### **GAIN-SETTING RESISTORS**

The gain-setting resistors,  $R_{IN}$  and  $R_{fb}$ , must be placed close to pins 13 and 17, respectively, to minimize capacitive loading on these input pins and to ensure maximum stability of the DRV632. For the recommended PCB layout, see the DRV632EVM User's Guide.

TEXAS INSTRUMENTS

www.ti.com





R1 = 15 k $\Omega$ , R2 = 30 k $\Omega$ , R3 = 43 k $\Omega$ , C1 = 47 pF, C2 = 180 pF Differential-input, single-ended output, second-order filter



SLOS681A - JANUARY 2011 - REVISED JULY 2013

## **REVISION HISTORY**

CI	Changes from Original (January 2011) to Revision A Pag							
•	Deleted min value for SNR and DNR in OPERATING CHARACTERISTICS table	3						
•	Changed description of UVP in PIN FUNCTIONS table	. 4						



11-Apr-2013

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
DRV632PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV632	Samples
DRV632PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV632	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## PACKAGE MATERIALS INFORMATION


www.ti.com

#### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

TEXAS INSTRUMENTS






TSSOP

PW

TAPE AND REEL INFORMATION

DRV632PWR

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

w

(mm)

12.0

**P1** 

(mm)

8.0

Pin1

Quadrant

Q1

*All dimensions are nominal								
Device	Package Type	Package Drawing		Reel Diameter (mm)	Reel Width W1 (mm)	· · ·	B0 (mm)	K0 (mm)

2000

330.0

12.4

6.9

5.6

1.6

14

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV632PWR	TSSOP	PW	14	2000	367.0	367.0	35.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.


Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated