



### Isolated 3.3V RS-485 Transceiver With Integrated Transformer Driver

Check for Samples: ISO35T

### **FEATURES**

- 3000V<sub>RMS</sub> / 4242V<sub>PK</sub> Isolation
- · Bus-Pin ESD Protection
  - 16 kV HBM Between Bus-Pins and GND2
  - 6 kV HBM Between Bus-Pins and GND1
- 1/8 Unit Load Up to 256 Nodes on a Bus
- · Designed for RS-485 and RS-422 Applications
- · Signaling Rates up to 1 Mbps
- Thermal Shutdown Protection
- Typical Efficiency > 60% (I<sub>LOAD</sub> = 100 mA)
   see sluu470
- Low Driver Bus Capacitance 16 pF (Typ)
- 50 kV/µs Typical Transient Immunity
- UL 1577, IEC 60747-5-2 (VDE 0884, Rev. 2) Approvals Pending
- Fail-safe Receiver for Bus Open, Short, Idle
- Logic Inputs are 5-V Tolerant

### **APPLICATIONS**

- Isolated RS-485/RS-422 Interfaces
- Factory Automation
- Motor/Motion Control
- HVAC and Building Automation Networks
- Networked Security Stations


### DESCRIPTION

The ISO35T is an isolated differential line transceiver with integrated oscillator outputs that provide the primary voltage for an isolation transformer. The device is a full-duplex differential line transceiver for RS-485 and RS-422 applications that can easily be configured for half-duplex operation by connecting pin 11 to pin 14, and pin 12 to pin 13.


These devices are ideal for long transmission lines since the ground loop is broken to allow for a much larger common-mode voltage range. The symmetrical isolation barrier of the device is tested to provide 4242V<sub>PK</sub> of isolation per VDE for 60s between the bus-line transceiver and the logic-level interface.

Any cabled I/O can be subjected to electrical noise transients from various sources. These noise transients can cause damage to the transceiver and/or near-by sensitive circuitry if they are of sufficient magnitude and duration. The ISO35T can significantly reduce the risk of data corruption and damage to expensive control circuits.

The ISO35T is specified for use from -40°C to 85°C.




### **FUNCTION DIAGRAM**





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





Typical Application Circuit (For details see sluu470)

### **PIN DESCRIPTIONS**

NAME	PIN#	FUNCTION
D1	1	Transformer Driver Terminal 1, Open Drain Output
D2	2	Transformer Driver Terminal 2, Open Drain Output
GND1	3	Logic-side Ground
V <sub>CC1</sub>	4	Logic-side Power Supply
R	5	Receiver Output
RE	6	Receiver Enable Input. This pin has complementary logic.
DE	7	Driver Enable Input
D	8	Driver Input
GND2	9, 15	Bus-side Ground. Both pins are internally connected.
NC	10	No Connect. This pin is not connected to any internal circuitry.
Υ	11	Non-inverting Driver Output
Z	12	Inverting Driver Output
В	13	Inverting Receiver Input
Α	14	Non-inverting Receiver Input
$V_{CC2}$	16	Bus-side Power Supply



### **ABSOLUTE MAXIMUM RATINGS**(1)

					VALUE	UNIT
V <sub>CC1</sub> ,V <sub>CC2</sub>	Input supply v		-0.3 to 6	V		
$V_A, V_B, V_Y, V_Z$	Voltage at any	/ bus I/O terminal (A, B, Y,	Z)		–9 to 14	V
$V_{D1}, V_{D2}$	Voltage at D1	, D2			14	٧
V <sub>(TRANS)</sub>	Voltage input,	transient pulse through 10	0Ω, see Figure 12 (A,B,Y,Z)		-50 to +50	V
$V_{I}$	Voltage input	at any D, DE or RE termina	al		-0.5 to 7	٧
Io	Receiver outp	ut current			±10	mA
$I_{D1},I_{D2}$	Transformer D	Priver Output Current			450	mA
				Bus pins and GND1	±6	kV
		Human Body Model	JEDEC Standard 22, Test Method A114-C.01	Bus pins and GND2	±16	kV
ESD	Electrostatic		7114 0.01	All pins	±4	kV
LOD	discharge	Charged Device Model	JEDEC Standard 22, Test Method C101	All pins	±1.5	kV
		Machine Model	ANSI/ESDS5.2-1996	,	±200	V
T <sub>J</sub>	Maximum juno	ction temperature			170	°C
T <sub>STG</sub>	Storage temper	erature			-65 to 150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS

			MIN	TYP	MAX	UNIT
V <sub>CC1</sub> ,V <sub>CC2</sub>	Supply Voltage		3.0	3.3	3.6	V
$V_{\text{I}}$ or $V_{\text{IC}}$	Voltage at any bus terminal (separately or common-mode)		-7		12	V
$V_{IH}$	High-level input voltage	D, DE, RE	2		$V_{CC}$	V
$V_{IL}$	Low-level input voltage	D, DE, RE	0		0.8	V
$V_{\text{ID}}$	Differential input voltage	A with respect to B	-12		12	V
$R_L$	Differential load resistance		54	60		Ω
	Output Current	Driver	-60		60	A
IO	Output Current	Receiver	-8		8	mA
T <sub>A</sub>	Ambient temperature		-40		85	°C
T <sub>J</sub>	Operating junction temperature		-40		150	°C
1 / t <sub>UI</sub>	Signaling Rate				1	Mbps

### **SUPPLY CURRENT & COMMON MODE TRANSIENT IMMUNITY**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>CC1</sub> <sup>(1)</sup>	Logic-side quiescent supply current	DE & $\overline{RE}$ = 0V or V <sub>CC1</sub> (Driver and Receiver Enabled or Disabled), D = 0 V or V <sub>CC1</sub> , No load		4.5	8	mA
I <sub>CC2</sub> <sup>(1)</sup>	Bus-side quiescent supply	RE = 0 V or V <sub>CC1</sub> , DE = 0 V (driver disabled), No load		7.5	13	mA
	current	$\overline{\rm RE}$ = 0 V or V <sub>CC1</sub> , DE = V <sub>CC1</sub> (driver enabled), D = 0 V or V <sub>CC1</sub> , No Load		9	16	
CMTI	Common-mode transient immunity	See Figure 13	25	50		kV/µs

I<sub>CC1</sub> and I<sub>CC2</sub> are measured when device is connected to external power supplies, V<sub>CC1</sub> & V<sub>CC2</sub>. In this case, D1 & D2 are open and disconnected from external transformer.

<sup>(2)</sup> All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values.



### **RS-485 DRIVER ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		I <sub>O</sub> = 0 mA (No Load)		2.5		$V_{CC2}$	
D. / . I	Difference it all and and confirm the many and its de-	$R_L = 54 \Omega$ (RS-485), See Fig	ure 1	1.5	2		
V <sub>OD</sub>	Differential output voltage magnitude	$R_L = 100 \Omega (RS-422)^{(1)}$ , See	Figure 1	2	2.3		V
		$V_{\text{test}} = -7 \text{ V to } +12 \text{ V, See Fig.}$	gure 2	1.5			•
$\Delta  V_{OD} $	Change in magnitude of the differential output voltage	See Figure 1 and Figure 2		-0.2	0	0.2	V
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage			1	2.6	3	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage	Figure 3		-0.1		0.1	V
V <sub>OC(pp)</sub>	Peak-to-peak common-mode output voltage	See Figure 3			0.25		V
I <sub>I</sub>	Input current, D & DE	V <sub>I</sub> at 0 V or V <sub>CC1</sub>		-10		10	μA
	High invades a state outside outside.	$V_Y$ or $V_Z = 12V$ , $V_{CC} = 0$ V or 3 V, DE = 0 V	Other input			90	
l <sub>OZ</sub>	High-impedance state output current	$V_Y$ or $V_Z = -7$ V, $V_{CC} = 0$ V or 3 V, DE = 0 V	at 0 V	-10			μA
I <sub>OS(P)</sub> (2)	Peak short-circuit output current	$V_{Y}$ or $V_{Z} = -7 \text{ V to } +12 \text{ V}$ ,	Other input		300		mA
I <sub>OS(SS)</sub> (2)	Steady-state short-circuit output current	See Figure 4	at 0 V	-250		250	mA
C <sub>(OD)</sub>	Differential output capacitance	$V_I = 0.4 \sin (4E6\pi t) + 0.5V$ , DE at 0 V			16		pF

### **RS-485 DRIVER SWITCHING CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH},t_{PHL}$	Propagation delay	See Figure 5		205	340	
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )			1.5		
t <sub>r</sub>	Differential output signal rise time		120	185	300	ns
t <sub>f</sub>	Differential output signal fall time		120	180	300	
t <sub>PHZ</sub>	Propagation delay, high-level-to-high-impedance output	See Figure 6			205	
t <sub>PZH</sub>	Propagation delay, high-impedance-to-high-level output				530	
t <sub>PLZ</sub>	Propagation delay, low-level to high-impedance output	See Figure 7			330	ns
t <sub>PZL</sub>	Propagation delay, high-impedance-to-low-level output				530	

### **RS-485 RECEIVER ELECTRICAL CHARACTERISTICS**

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
$V_{IT(+)}$	Positive-going input threshold voltage	$I_O = -8 \text{ mA}$				-20	mV
V <sub>IT(-)</sub>	Negative-going input threshold voltage	$I_O = 8 \text{ mA}$		-200			IIIV
$V_{hys}$	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT-</sub> )				50		mV
V <sub>OH</sub>	High-level output voltage	Coo Figure 0	V <sub>ID</sub> = +200 mV, I <sub>O</sub> = -8 mA	2.4			V
V <sub>OL</sub>	Low-level output voltage	See Figure 8	$V_{ID} = -200 \text{ mV}, I_O = 8 \text{ mA}$			0.4	V
$I_{O(Z)}$	High-impedance state output current	$V_O = 0$ or $V_{CC1}$ , $\overline{RE} = V_{CC1}$	•	-1		1	μΑ

<sup>(1)</sup>  $V_{CC2} = 3.3 \text{ V} \pm 5\%$ (2) This device has thermal shutdown and output current-limiting features to protect in short-circuit fault condition.



### **RS-485 RECEIVER ELECTRICAL CHARACTERISTICS (continued)**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CON	TEST CONDITIONS		TYP	MAX	UNIT
		$V_A$ or $V_B = 12 V$			50	100	
	Due investment	$V_A$ or $V_B = 12 \text{ V}$ , $V_{CC2} = 0$	Other tend of 0.1/		60	100	4
$I_A, I_B$	Bus input current	$V_A$ or $V_B = -7 \text{ V}$	Other input at 0 V	-100	-40		μA
		$V_A$ or $V_B = -7 V$ , $V_{CC2} = 0$		-100	-30		
I <sub>IH</sub>	High-level input current, RE	V <sub>IH</sub> = 2. V	·	-10		10	
I <sub>IL</sub>	Low-level input current, RE	VIL = 0.8 V		-10		10	μA
R <sub>ID</sub>	Differential input resistance	Measured between A & B		96			kΩ
C <sub>ID</sub>	Differential input capacitance	$V_I = 0.4 \sin (4E6\pi t) + 0.5V$ , DE at 0 V			2		pF

### **RS-485 RECEIVER SWITCHING CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay			85	115	
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )	See Figure 9			13	ns
t <sub>r</sub>	Output signal rise time	_		1	4	
t <sub>f</sub>	Output signal fall time			1	4	
t <sub>PHZ</sub> , t <sub>PZH</sub>	Propagation delay, high-level to high-impedance output Propagation delay, high-impedance to high-level output	See Figure 10, DE at 0 V		13	25	
t <sub>PLZ</sub> t <sub>PZL</sub>	Propagation delay, low-level to high-impedance output Propagation delay, high-impedance to low-level output	See Figure 11, DE at 0 V		13	25	ns

### TRANSFORMER DRIVER CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fosc	Oscillator frequency	V <sub>CC1</sub> = 3.3V ± 10%, D1 and D2 connected to Transformer	300	400	550	kHz
R <sub>ON</sub>	Switch on resistance	D1 and D2 connected to $50\Omega$ pull-up resistors		1	2.5	Ω
t <sub>r_D</sub>	D1, D2 output rise time	$V_{CC1} = 3.3V \pm 10\%$ , see Figure 14	30	70	110	ns
t <sub>f_D</sub>	D1, D2 output fall time	$V_{CC1} = 3.3V \pm 10\%$ , see Figure 14	40	80	140	ns
$f_{St}$	Startup frequency	V <sub>CC1</sub> = 1.9 V, D1 and D2 connected to Transformer		230		kHz
t <sub>BBM</sub>	Break before make time delay	V <sub>CC1</sub> = 3.3V ± 10%, see Figure 14	100	140	200	ns



#### PARAMETER MEASUREMENT INFORMATION







Figure 1. Driver V<sub>OD</sub> Test and Current Definitions

Figure 2. Driver V<sub>OD</sub> With Common-Mode Loading Test Circuit






Figure 3. Test Circuit and Waveform Definitions For The Driver Common-Mode Output Voltage




Figure 4. Driver Short-Circuit Test Circuit and Waveforms (Short Circuit applied at Time t=0




Figure 5. Driver Switching Test Circuit and Voltage Waveforms



### PARAMETER MEASUREMENT INFORMATION (continued)




Figure 6. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 7. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveform




Figure 8. Receiver Voltage and Current Definitions




Figure 9. Receiver Switching Test Circuit and Waveforms



### PARAMETER MEASUREMENT INFORMATION (continued)




Figure 10. Receiver Enable Test Circuit and Waveforms, Data Output High




Figure 11. Receiver Enable Test Circuit and Waveforms, Data Output Low




Figure 12. Transient Over-Voltage Test Circuit



### PARAMETER MEASUREMENT INFORMATION (continued)




Figure 13. Common-Mode Transient Immunity Test Circuit




Figure 14. Transition Times and Break-Before-Make Time Delay for D1, D2 Outputs



### **DEVICE INFORMATION**

Table 1. Driver Function Table (1)

INPUT	ENABLE	OUTPUTS		
(D)	(DE)	Υ	Z	
Н	Н	Н	L	
L	Н	L	Н	
X	L	hi-Z	hi-Z	
X	OPEN	hi-Z	hi-Z	
OPEN	Н	Н	L	

(1) H = High Level, L= Low Level, X = Don't Care, hi-Z = High Impedance (Off)

Table 2. Receiver Function Table<sup>(1)</sup>

DIFFERENTIAL INPUT $V_{ID} = (V_A - V_B)$	ENABLE (RE)	OUTPUT (R)
-0.02 V ≤ V <sub>ID</sub>	L	Н
−0.2 V < V <sub>ID</sub> −0.02 V	L	?
V <sub>ID</sub> ≤ -0.2 V	L	L
X	Н	hi-Z
X	OPEN	hi-Z
Open circuit	L	Н
Short Circuit	L	Н
Idle (terminated) bus	L	Н

(1) H = High Level, L= Low Level, X = Don't Care, hi-Z = High Impedance (Off), ? = Indeterminate



### IEC INSULATION AND SAFETY RELATED SPECIFICATIONS FOR 16-DW PACKAGE

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance <sup>(1)</sup> )	Shortest terminal to terminal distance through air	8.3			mm
L(102)	Minimum external tracking (Creepage <sup>(1)</sup> )	Shortest terminal to terminal distance across the package surface	8.1			mm
CTI	Tracking resistance(Comparative Tracking Index)	DIN IEC 60112 / VDE 0303 Part 1	400			V
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation	0.008			mm
R <sub>IO</sub>	Isolation resistance	Input to output, V <sub>IO</sub> = 500 V, all pins on each side of the barrier tied together creating a two-terminal device		>10 <sup>12</sup>		Ω
C <sub>IO</sub>	Barrier capacitance Input to output	V <sub>IO</sub> = 0.4 sin (2πft), f = 1 MHz		2		pF
Cı	Input capacitance to ground	$V_I = V_{CC}/2 + 0.4 \sin(2\pi ft)$ , f = 1 MHz, $V_{CC} = 5 V$		2		pF

<sup>(1)</sup> Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.

Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications

### **IEC 60664-1 RATINGS TABLE**

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	II
	Rated mains voltage ≤ 150 V <sub>RMS</sub>	I-IV
Installation classification	Rated mains voltage ≤ 300 V <sub>RMS</sub>	I-III
	Rated mains voltage ≤ 400 V <sub>RMS</sub>	I-II

### IEC 60747-5-2 INSULATION CHARACTERISTICS(1)

	PARAMETER	TEST CONDITIONS	SPECIFICATION	UNIT	
$V_{IORM}$	Maximum working insulation voltage		566	Vpeak	
V <sub>PR</sub>	Input to output test voltage	Method b1, V <sub>PR</sub> = V <sub>IORM</sub> × 1.875, 100% Production test with t = 1 s, Partial discharge < 5 pC	1062	Vpeak	
		Method a, After environmental tests subgroup 1, $V_{PR} = V_{IORM} \times 1.6$ , $t = 10 \text{ s}$ , Partial discharge < 5pC	906		
		After Input/Output Safety Test Subgroup 2/3, V <sub>PR</sub> = V <sub>IORM</sub> x 1.2, t = 10 s, Partial discharge < 5 pC	680		
$V_{\text{IOTM}}$	Transient overvoltage	t = 60 s (Qualification) t = 1 s (100% Production)	4242	Vpeak	
V <sub>IOSM</sub>	Maximum surge voltage	Tested per IEC 60065 (Qualification Test)	4242	V <sub>peak</sub>	
R <sub>S</sub>	Insulation resistance	$V_{IO} = 500 \text{ V at T}_{S}$	> 10 <sup>9</sup>	Ω	
	Pollution degree		2		

<sup>(1)</sup> Climatic Classification 40/125/21



#### **REGULATORY INFORMATION**

VDE	UL
Certified according to DIN EN 60747-5-2 (VDE 0884 Part 2)	Recognized under 1577 Component Recognition Program
Basic Insulation Maximum Transient Overvoltage, 4242 V <sub>PK</sub> Maximum Surge Voltage, 4242 V <sub>PK</sub> Maximum Working Voltage, 566 V <sub>PK</sub>	Single / Basic Isolation Voltage, 2500 V <sub>RMS</sub> <sup>(1)</sup>
File Number: 40016131 (Approval Pending)	File Number: E181974 (Approval Pending)

<sup>(1)</sup> Production tested  $\geq$  3000 V<sub>RMS</sub> for 1 second in accordance with UL 1577.

#### IEC SAFETY LIMITING VALUES

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply. Without current limiting, sufficient power is dissipated to overheat the die; and, damage the isolation barrier—potentially leading to secondary system failures.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Is	Safety input, output, or supply current	DW 46	$\theta_{JA} = 80.5^{\circ}\text{C/W}, \ V_{I} = 3.6\text{V}, \ T_{J} = 170^{\circ}\text{C}, \ T_{A} = 25^{\circ}\text{C}$			500	mA
T	Maximum case temperature	DW-16				150	Ĵ

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the Thermal Characteristics table is that of a device installed on the High-K Test Board for Leaded Surface Mount Packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.




Figure 15. DW-16  $\theta_{JC}$  Thermal Derating Curve per IEC 60747-5-2




### THERMAL INFORMATION


		ISO35T	
	THERMAL METRIC <sup>(1)</sup>	DW	UNITS
		16 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	80.5	
$\theta_{\text{JC(TOP)}}$	Junction-to-case(top) thermal resistance	43.8	
$\theta_{JB}$	Junction-to-board thermal resistance	49.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	13.8	C/VV
ΨЈВ	Junction-to-board characterization parameter	41.4	
$\theta_{\text{JC(BOTTOM)}}$	Junction-to-case(bottom) thermal resistance	n/a	
P <sub>D</sub> <sup>(2)</sup>	$V_{CC1}$ = $V_{CC2}$ = 3.6V, $T_J$ = 150°C, $R_L$ = 54 $\Omega$ , $C_L$ = 50pF (Driver), $C_L$ = 15pF (Receiver), Input a 0.5 MHz 50% duty cycle square wave to Driver and Receiver	373	mW

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2)  $P_D = Maximum device power dissipation$

### **EQUIVALENT CIRCUIT SCHEMATICS**












### TYPICAL CHARACTERISTICS






## DRIVER PROPAGATION DELAY vs



# RECEIVER PROPAGATION DELAY vs FREE-AIR TEMPERATURE





### **TYPICAL CHARACTERISTICS (continued)**

### DRIVER RISE, FALL TIME

### FREE-AIR TEMPERATURE




Figure 20.

### DIFFERENTIAL OUTPUT VOLTAGE

#### vs LOAD CURRENT





Figure 22.

### RECEIVER RISE, FALL TIME

#### VER RIOE, I ALL IIII

#### FREE-AIR TEMPERATURE



### RECEIVER LOW-LEVEL OUTPUT CURRENT

#### VS

### LOW-LEVEL OUTPUT VOLTAGE




Figure 23.



### **TYPICAL CHARACTERISTICS (continued)**

### RECEIVER HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE





Figure 24.

### BUS INPUT CURRENT





#### **APPLICATION INFORMATION**

### REFERENCE DESIGN

ISO35T Reference design (sluu470) and miniature evaluation boards are available to provide a complete isolated data and power solution.

#### TRANSIENT VOLTAGES

Isolation of a circuit insulates it from other circuits and earth so that noise develops across the insulation rather than circuit components. The most common noise threat to data-line circuits is voltage surges or electrical fast transients that occur after installation and the transient ratings of ISO35T are sufficient for all but the most severe installations. However, some equipment manufacturers use their ESD generators to test transient susceptibility of their equipment and can easily exceed insulation ratings. ESD generators simulate static discharges that may occur during device or equipment handling with low-energy but very high voltage transients.

Figure 26 models the ISO35T bus IO connected to a noise generator.  $C_{\text{IN}}$  and  $R_{\text{IN}}$  is the device and any other stray or added capacitance or resistance across the A or B pin to GND2,  $C_{\text{ISO}}$  and  $R_{\text{ISO}}$  is the capacitance and resistance between GND1 and GND2 of ISO35T plus those of any other insulation (transformer, etc.), and we assume stray inductance negligible. From this model, the voltage at the isolated bus return is

$$v_{GND2} = v_N \frac{Z_{ISO}}{Z_{ISO} + Z_{IN}}$$
 and will always be less than 16 V from  $V_N$ .

If ISO35T is tested as a stand-alone device,  $R_{IN}$ = 6 × 10<sup>4</sup> $\Omega$ ,  $C_{IN}$ = 16 × 10<sup>-12</sup> F,  $R_{ISO}$ = 10<sup>9</sup> $\Omega$  and  $C_{ISO}$ = 10<sup>-12</sup> F.

Note from Figure 26 that the resistor ratio determines the voltage ratio at low frequency and it is the inverse capacitance ratio at high frequency. In the stand-alone case and for low frequency,

$$\frac{v_{GND2}}{v_N} = \frac{R_{ISO}}{R_{ISO} + R_{IN}} = \frac{10^9}{10^9 + 6 \times 10^4}$$

or essentially all noise appears across the barrier.

At very high frequency,

$$\frac{v_{GND2}}{v_N} = \frac{\frac{1}{C_{ISO}}}{\frac{1}{C_{ISO}} + \frac{1}{C_{IN}}} = \frac{1}{1 + \frac{C_{ISO}}{C_{IN}}} = \frac{1}{1 + \frac{1}{16}} = 0.94$$

and 94% of  $V_N$  appears across the barrier. As long as  $R_{\rm ISO}$  is greater than  $R_{\rm IN}$  and  $C_{\rm ISO}$  is less than  $C_{\rm IN}$ , most of transient noise appears across the isolation barrier, as it should.

We recommend the reader not test equipment transient susceptibility with ESD generators or consider product claims of ESD ratings above the barrier transient ratings of an isolated interface. ESD is best managed through recessing or covering connector pins in a conductive connector shell and installer training.




Figure 26. Noise Model



### **REVISION HISTORY**

Changes from Original (November 2010) to Revision A	Page
Changes from Revision A (March 2011) to Revision B  Changed pin 16 From: V <sub>CC1</sub> To: V <sub>CC2</sub> in the DW Package drawing	1
Changes from Revision A (March 2011) to Revision B	Page
Changed pin 16 From: V <sub>CC1</sub> To: V <sub>CC2</sub> in the DW Package drawing	1



### PACKAGE OPTION ADDENDUM

11-Apr-2013

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
ISO35TDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO35TDW	Samples
ISO35TDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO35TDW	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jul-2013

### TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ı	P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO35TDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jul-2013



#### \*All dimensions are nominal

Device	evice Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ISO35TDWR	SOIC	DW	16	2000	367.0	367.0	38.0	

DW (R-PDSO-G16)

### PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



### DW (R-PDSO-G16)

### PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- E. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- F. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>