

## **MSP430F149 Device Erratasheet**

### **1 Revision History**

✓ The check mark indicates that the issue is present in the specified revision.

NOTE: Silicon Revisions AA, AB, and AD use BSL version 1.61. For specific information on this version of the BSL and its proper usage, see the MSP430 Memory Programming User's Guide ([SLAU265](#)).

Errata Number	Rev AE	Rev AD	Rev AB	Rev AA	Rev S	Rev Q	Rev O	Rev N	Rev M	Rev L
<a href="#">ADC1</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">ADC5</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">ADC7</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">ADC8</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">ADC9</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">ADC10</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">ADC11</a>										✓
<a href="#">ADC18</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">ADC25</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">BCL5</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">BSL3</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">BSL4</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">BSL5</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">CPU4</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">EEM20</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">MPY2</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">PORT3</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">RES3</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">RES4</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">TA12</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">TA16</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">TA21</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">TAB22</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">TB1</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">TB2</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">TB3</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">TB4</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">TB14</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">TB16</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">TB24</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">US13</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">US14</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<a href="#">US15</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓

Errata Number	Rev AE	Rev AD	Rev AB	Rev AA	Rev S	Rev Q	Rev O	Rev N	Rev M	Rev L
<a href="#">WDG2</a>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓

## 2 Package Markings

### PAG64

#### TQFP (PAG), 64 Pin




YM = Year and Month Date Code  
 LLLL = LOT Trace Code  
 S = Assembly Site Code  
 # = DIE Revision  
 o = PIN 1



YM = Year and Month Date Code  
 LLLL = LOT Trace Code  
 S = Assembly Site Code  
 # = DIE Revision  
 o = PIN 1

### PM64


#### LQFP (PM), 64 Pin




YM = Year and Month Date Code  
 LLLL = LOT Trace Code  
 S = Assembly Site Code  
 # = DIE Revision  
 O = Pin 1

### RTD64

#### QFN (RTD), 64 Pin



TI = TI  
 YM = Year and Month Date Code  
 LLLL = LOT Trace Code  
 S = Assembly Site Code  
 # = DIE Revision  
 O = Pin 1



TI = TI  
 YM = Year and Month Date Code  
 LLLL = LOT Trace Code  
 S = Assembly Site Code  
 # = DIE Revision  
 O = Pin 1

### 3 Detailed Bug Description

<b>ADC1</b>	<b><i>ADC12 Module</i></b>
<b>Function</b>	Start of conversion
<b>Description</b>	In single conversion/sequence mode (CONSEQ=0/1), the next conversion can be started with ADC12SC. It is not necessary to clear ENC before setting ADC12SC. This is contrary to the specification.
<b>Workaround</b>	None
<b>ADC5</b>	<b><i>ADC12 Module</i></b>
<b>Function</b>	Interrupt flag register
<b>Description</b>	ADC12 interrupt flag may not be set when the CPU simultaneously accesses the ADC12IFG register.
<b>Workaround</b>	There is no need to access the interrupt flag register to process interrupt situations. Please use the ADC12IV register to identify the interrupt event. The corresponding flag bits will be reset automatically. Additional details are discussed in the device family user's guide.
<b>ADC7</b>	<b><i>ADC12 Module</i></b>
<b>Function</b>	Conversion time overflow
<b>Description</b>	The timing overflow flag is set when the device is in sequence mode (CONSEQ = 1 or 3) and MSC = 0, even if no overflow has occurred.
<b>Workaround</b>	Verify correct timing and do not enable Conversion-Time Overflow interrupt.
<b>ADC8</b>	<b><i>ADC12 Module</i></b>
<b>Function</b>	Interrupt flag register
<b>Description</b>	Clearing flags in the interrupt flag register with a CPU instruction will not clear the latest interrupt flag.
<b>Workaround</b>	Clear interrupt flags by accessing the conversion-memory registers.
<b>ADC9</b>	<b><i>ADC12 Module</i></b>
<b>Function</b>	Interrupt vector register
<b>Description</b>	If the ADC12 uses a different clock than the CPU (MCLK) and more than one ADC interrupt is enabled, the ADC12IV register content may be unpredictable for one clock cycle. This happens if, during the execution of an ADC interrupt, another ADC interrupt with higher priority occurs.
<b>Workaround</b>	- Read out ADC12IV twice and use only when values are equal.

- or
- Use ADC12IFG to determine which interrupt has occurred.

## ADC10

### ADC12 Module

<b>Function</b>	Unintended start of conversion
<b>Description</b>	Accessing ADC12OVIE or ADC12TOVIE at the end of an ADC12 conversion with BIS/BIC commands can cause the ADC12SC bit to be set again immediately after it was cleared. This might start another conversion, if ADC12SC is configured to trigger the ADC (SHS = 0).
<b>Workaround</b>	If ADC12SC is configured to trigger the ADC, the control bits ADC12OVIE and ADC12TOVIE should be modified only when the ADC is not busy (ADC12BUSY = 0).

## ADC11

### ADC12 Module

<b>Function</b>	Temporary leakage current after conversion
<b>Description</b>	The ADC12 causes temporary leakage current after a completed conversion. Duration and magnitude of the leakage current depends on parasitic effects.
<b>Workaround</b>	None

## ADC18

### ADC12 Module

<b>Function</b>	Incorrect conversion result in extended sample mode
<b>Description</b>	<p>The ADC12 conversion result can be incorrect if the extended sample mode is selected (SHP = 0), the conversion clock is not the internal ADC12 oscillator (ADC12SSEL &gt; 0), and one of the following two conditions is true:</p> <ul style="list-style-type: none"> <li>- The extended sample input signal SHI is asynchronous to the clock source used for ADC12CLK and the undivided ADC12 input clock frequency exceeds 3.15 MHz.</li> </ul> <p>or</p> <ul style="list-style-type: none"> <li>- The extended sample input signal SHI is synchronous to the clock source used for ADC12CLK and the undivided ADC12 input clock frequency exceeds 6.3 MHz.</li> </ul>
<b>Workaround</b>	<ul style="list-style-type: none"> <li>- Use the pulse sample mode (SHP = 1).</li> </ul> <p>or</p> <ul style="list-style-type: none"> <li>- Use the ADC12 internal oscillator as the ADC12 clock source.</li> </ul> <p>or</p> <ul style="list-style-type: none"> <li>- Limit the undivided ADC12 input clock frequency to 3.15 MHz.</li> </ul> <p>or</p> <ul style="list-style-type: none"> <li>- Use the same clock source (such as ACLK or SMCLK) to derive both SHI and ADC12CLK, to achieve synchronous operation, and also limit the undivided ADC12 input clock frequency to 6.3 MHz.</li> </ul>

## ADC25

### ADC12 Module

<b>Function</b>	Write to ADC12CTL0 triggers ADC12 when CONSEQ = 00
<b>Description</b>	If ADC conversions are triggered by the Timer_B module and the ADC12 is in single-channel single-conversion mode (CONSEQ = 00), ADC sampling is enabled by write access to any bit(s) in the ADC12CTL0 register. This is contrary to the expected behavior that only the ADC12 enable conversion bit (ADC12ENC) triggers a new ADC12 sample.
<b>Workaround</b>	When operating the ADC12 in CONSEQ=00 and a Timer_B output is selected as the sample and hold source, temporarily clear the ADC12ENC bit before writing to other bits in the ADC12CTL0 register. The following capture trigger can then be re-enabled by setting ADC12ENC = 1.

## **BCL5** ***BCS Module***

<b>Function</b>	RSELx bit modifications can generate high frequency spikes on MCLK
<b>Description</b>	When DIVMx = 00 or 01 the RSELx bits of the Basic Clock Module are incremented or decremented in steps of 2 or greater, the DCO output may momentarily generate high frequency spikes on MCLK, which may corrupt CPU operation. This is not an issue when DIVMx = 10 or 11.
<b>Workaround</b>	Set DIVMx = 10 or 11 to divide the MCLK input prior to modifying RSELx. After the RSELx bits are configured as desired, the DIVMx setting can be changed back to the original selection.

## **BSL3** ***BSL Module***

<b>Function</b>	Receiving frames
<b>Description</b>	Receiving frames with a checksum value equal to a legal address can change the content of this address or the bootstrap loader may stop operation.
<b>Workaround</b>	Software workaround is available.

## **BSL4** ***BSL Module***

<b>Function</b>	Flash memory can not be programmed
<b>Description</b>	The bootstrap loader software cannot program the flash memory.
<b>Workaround</b>	Software workaround is available.

## **BSL5** ***BSL Module***

<b>Function</b>	BSL might not start if RST/NMI pin is configured as NMI input
<b>Description</b>	If the RST/NMI pin is configured to NMI, the bootstrap loader may not be started. Unpredictable operations will result.
<b>Workaround</b>	None

## **CPU4** ***CPU Module***

<b>Function</b>	PUSH #4, PUSH #8
<b>Description</b>	<p>The single operand instruction PUSH cannot use the internal constants (CG) 4 and 8. The other internal constants (0, 1, 2, -1) can be used. The number of clock cycles is different:</p> <p>PUSH #CG uses address mode 00, requiring 3 cycles, 1 word instruction</p> <p>PUSH #4/#8 uses address mode 11, requiring 5 cycles, 2 word instruction</p>
<b>Workaround</b>	Workaround implemented in assembler.

## EEM20 *EEM Module*

<b>Function</b>	Debugger might clear interrupt flags
<b>Description</b>	During debugging read-sensitive interrupt flags might be cleared as soon as the debugger stops. This is valid in both single-stepping and free run modes.
<b>Workaround</b>	None.

## MPY2 *MPY Module*

<b>Function</b>	Multiplier Result register corruption
<b>Description</b>	Depending on the address of the write instruction, writing to the multiplier result registers (RESHI, RESLO, or SUMEXT) may corrupt the result registers. The address dependency varies between a 2-word and a 3-word instructions.
<b>Workaround</b>	Ensure that a write instruction to an MPY result register (for example, mov.w #200, &RESHI) is not located at an address with the four least significant bits shown in Table 1:

Table 1. Sensitive Addresses for Write Access to MPY Result Registers MAB[3:0]

RESLOW 013Ah		RESHI 013Ch		SUMEXT 013Eh	
3 Word	2 Word	3 Word	2 Word	3 Word	2 Word
2	4	2	4	2	4
6	8	4	6	6	8
A	C	A	C	A	C
E	0	C	E	–	–

## PORT3 *PORT Module*

<b>Function</b>	Port interrupts can get lost
<b>Description</b>	Port interrupts can get lost if they occur during CPU access of the P1IFG and P2IFG registers.
<b>Workaround</b>	None


<b>RES3</b>	<b><i>RESET Module</i></b>
<b>Function</b>	Reset
<b>Description</b>	When RST/NMI is held low during power up of VCC, some internal drivers are not reset correctly. This may result in a high Icc current until the internal power-on signal has generated one clock cycle to reset the internal drivers. This limits the time when the excess current can occur to the time the power-up circuit is active.
<b>Workaround</b>	None
<b>RES4</b>	<b><i>RESET Module</i></b>
<b>Function</b>	No reset if external resistor exceeds certain value
<b>Description</b>	<p>No reset of the device is performed if the external pull down resistor on RST/NMI pin is above a certain limit. The limits are:</p> <p>Vcc = 1.8V: maximum pull down resistor = 12 kohm</p> <p>Vcc = 3.0V: maximum pull down resistor = 5 kohm</p> <p>Vcc = 3.6V: maximum pull down resistor = 2.5 kohm</p> <p>In addition, a higher current consumption occurs during high/low RST/NMI signal transition when using improper resistors.</p>
<b>Workaround</b>	Use external pulldown resistors below the listed values or directly drive RST/NMI low to generate a reset.
<b>TA12</b>	<b><i>TIMER_A Module</i></b>
<b>Function</b>	Interrupt is lost (slow ACLK)
<b>Description</b>	<p>Timer_A counter is running with slow clock (external TACLK or ACLK) compared to MCLK. The compare mode is selected for the capture/compare channel and the CCRx register is incremented by one with the occurring compare interrupt (if TAR = CCRx). Due to the fast MCLK the CCRx register increment (CCRx = CCRx+1) happens before the Timer_A counter has incremented again. Therefore the next compare interrupt should happen at once with the next Timer_A counter increment (if TAR = CCRx + 1). This interrupt gets lost.</p>
<b>Workaround</b>	Switch capture/compare mode to capture mode before the CCRx register increment. Switch back to compare mode afterwards.
<b>TA16</b>	<b><i>TIMER_A Module</i></b>
<b>Function</b>	First increment of TAR erroneous when IDx > 00
<b>Description</b>	The first increment of TAR after any timer clear event (POR/TACLR) happens immediately following the first positive edge of the selected clock source (INCLK, SMCLK, ACLK or TACLK). This is independent of the clock input divider settings (ID0, ID1). All following TAR increments are performed correctly with the selected IDx settings.
<b>Workaround</b>	None

**TA21**
***TIMER\_A Module***
**Function**

TAIFG Flag is erroneously set after Timer A restarts in Up Mode

**Description**

In Up Mode, the TAIFG flag should only be set when the timer resets from TACCR0 to zero. However, if the Timer A is stopped at TAR = TACCR0, then cleared (TAR=0) by setting the TACLRL bit, and finally restarted in Up Mode, the next rising edge of the TACLRL will erroneously set the TAIFG flag.


**Workaround**

None.

**TAB22**
***TIMER\_A/TIMER\_B Module***
**Function**

Timer\_A/Timer\_B register modification after Watchdog Timer PUC

**Description**

Unwanted modification of the Timer\_A/Timer\_B registers TACTL/TBCTL and TAIV/TBIV can occur when a PUC is generated by the Watchdog Timer(WDT) in Watchdog mode and any Timer\_A/Timer\_B counter register TACCRx/TBCCRx is incremented/decremented (Timer\_A/Timer\_B does not need to be running).

**Workaround**

Initialize TACTL/TBCTL register after the reset occurs using a MOV instruction (BIS/BIC may not fully initialize the register). TAIV/TBIV is automatically cleared following this initialization.

Example code:

```
MOV.W #VAL, &TACTL
```

or

```
MOV.W #VAL, &TBCTL
```

Where, VAL=0, if Timer is not used in application otherwise, user defined per desired function.

**TB1**
***TIMER\_B Module***
**Function**

"Equal mode" when grouping compare latches

**Description**

The "equal mode" for loading the compare latches (CLLD = 3) cannot be used when compare latches are grouped (TBCLGRP > 0).

**Workaround**

None



## TB2

### TIMER\_B Module

#### Function

Interrupt is lost (slow ACLK)

#### Description

Timer\_B counter is running with slow clock (external TBCLK or ACLK) compared to MCLK. The compare mode is selected for the capture/compare channel and the CCRx register is incremented by 1 with the occurring compare interrupt (if TBR = CCRx).

Due to the fast MCLK, the CCRx register increment ( $CCR_x = CCR_x + 1$ ) happens before the Timer\_B counter has incremented again. Therefore, the next compare interrupt should happen at once with the next Timer\_B counter increment (if  $TBR = CCR_x + 1$ ). This interrupt is lost.

#### Workaround

Switch capture/compare mode to capture mode before the CCRx register increment. Switch back to compare mode afterward.

## TB3

### TIMER\_B Module

#### Function

Port is switched to 3-state independent of selected function

#### Description


Incorrect 3-state function of Ports P4.0/TB0 through P4.6/TB6 (TBoutHiZ control). If TBoutHiZ is set to high, all ports P4.0/TB0 through P4.6/TB6 are set to 3-state, independent of the P4SEL.x control signals. This means a port P4.x is switched to 3-state with TBoutHiZ, even if it is not selected for Timer\_B function. In addition, the ports P4.0/TB0 through P4.6/TB6 are switched to 3-state with TBoutHiZ, even if the port direction (direction control from module) is set to input. This is in accordance with the specification description but, nevertheless, is an unexpected behavior.

#### Workaround

No workaround.


Port function as specified

#### port P4, P4.0 to P4.6, input/output with Schmitt-trigger



Port Realization With TB3 Bug

### port P4, P4.0 to P4.6, input/output with Schmitt-trigger



#### TB4

#### TIMER\_B Module

##### Function

Group function

##### Description

If the shadow registers are organized in groups (SHR = 1, 2, or 3), one shadow register is not loaded correctly. This happens when the last CCRx register within a group is loaded at exactly the same time that the timer counter reaches the event for loading the shadow registers (TBR = 0 or TBR = CCR0).

##### Workaround

Ensure that all CCRx registers within a group are loaded before the shadow register load event occurs.

#### TB14

#### TIMER\_B Module

##### Function

PWM output

##### Description

The PWM output unit may behave erroneously if the condition for changing the PWM output (EQUx or EQU0) and the condition for loading the shadow register TBCLx happen at the same time. Depending on the load condition for the shadow registers (CLLD bits in TBCCTLx), there are four possible error conditions:

1. Change CCRx register from any value to CCRx = 0 (for example, sequence for CCRx = 4 3 2 0 0 0)
2. Change CCRx register from CCRx = 0 to any value (for example, sequence for CCRx = 0 0 0 2 3 4)
3. Change CCRx register from any value to current SHD0 (CCR0) value (for example, sequence for CCRx = 4 2 5 SHD0 3 8)
4. Change CCRx register from current SHD0 (CCR0) value to any value (for example, sequence for CCRx = 4 2 SHD0 5 3 8)

##### Workaround

No general workaround available.

## TB16 *TIMER\_B Module*

**Function** First increment of TBR erroneous when IDx > 00


**Description** The first increment of TBR after any timer clear event (POR/TBCLR) happens immediately following the first positive edge of the selected clock source (INCLK, SMCLK, ACLK, or TBCLK). This is independent of the clock input divider settings (ID0, ID1). All following TBR increments are performed correctly with the selected IDx settings.

**Workaround** None

## TB24 *TIMER\_B Module*

**Function** TBIFG Flag is erroneously set after Timer B restarts in Up Mode

**Description** In Up Mode, the TBIFG flag should only be set when the timer resets from TBCCR0 to zero. However, if the Timer A is stopped at TBR = TBCCR0, then cleared (TBR=0) by setting the TBCLR bit, and finally restarted in Up Mode, the next rising edge of the TBCLK will erroneously set the TBIFG flag.



**Workaround** None.

## US13 *USART Module*

**Function** Unpredictable program execution

**Description** USART interrupts requested by URXS can result in unpredictable program execution if this request is not served within two bit times of the received data.

**Workaround** Ensure that the interrupt service routine is entered within two bit times of the received data.

## US14 *USART Module*

**Function** Start edge of received characters may be ignored

**Description** When using the USART in UART mode with UxBR0 = 0x03 and UxBR1 = 0x00, the start edge of received characters may be ignored due to internal timing conflicts within the UART state machine. This condition does not apply when UxBR0 is > 0x03.

**Workaround** None

**US15**
***USART Module***


---

**Function**

USART receive with two stop bits

**Description**

USART hardware does not detect a missing second stop bit when SPB = 1.

The Framing Error Flag (FE) will not be set under this condition and erroneous data reception may occur.

**Workaround**

None (Configure USART for a single stop bit, SPB = 0)

**WDG2**
***WDT Module***


---

**Function**

Incorrectly accessing a flash control register

**Description**

If a key violation is caused by incorrectly accessing a flash control register, the watchdog interrupt flag is set in addition to the expected PUC.

**Workaround**

None

#### **4 Document Revision History**

Changes from family erratasheet to device specific erratasheet.

1. Errata MPY2 was added

Changes from device specific erratasheet to document Revision A.

1. Errata EEM20 was added to the errata documentation.

Changes from document Revision A to Revision B.

1. Errata TA21 was added to the errata documentation.

Changes from document Revision B to Revision C.

1. Errata TB24 was added to the errata documentation.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)