



O S₁/D₂

Dual N-Channel 30 V (D-S) MOSFETs

PRODUCT SUMMARY							
	V _{DS} (V)	$R_{DS(on)}$ (Ω) (Max.)	I _D (A)	Q _g (Typ.)			
Channel-1	30	0.0120 at $V_{GS} = 10 \text{ V}$	16 ^a	6.8 nC			
Channel-1	30	0.0145 at $V_{GS} = 4.5 \text{ V}$	16 ^a	0.6110			
Channel-2	30	$0.0037 \text{ at V}_{GS} = 10 \text{ V}$	28 ^a	32 nC			
Onanner-2	30	0.0045 at $V_{GS} = 4.5 \text{ V}$	28 ^a	32 110			

FEATURES


- TrenchFET® Power MOSFETs
- 100 % $\rm R_{\rm g}$ and UIS Tested
- Material categorization: For definitions of compliance please see www.vishay.com/doc?99912



HALOGEN FREE

APPLICATIONS

- Notebook System Power
- POL
- Synchronous Buck Converter



Parameter	Symbol	Channel-1 Channel-2		Unit		
Drain-Source Voltage	V_{DS}	3	V			
Gate-Source Voltage	V _{GS}	±				
	T _C = 25 °C		16 ^a	28 ^a		
Continuous Drain Current /T 150 °C)	T _C = 70 °C		16 ^a	28 ^a		
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	I _D	14.3 ^{b, c}	26 ^{a, b, c}		
	T _A = 70 °C		11.4 ^{b, c}	21 ^{a, b, c}	Α	
Pulsed Drain Current (t = 300 μs)		I _{DM}	50	110		
Continuous Source Drain Diode Current	T _C = 25 °C	1	16 ^a	28 ^a		
Continuous Source Drain Diode Current	T _A = 25 °C	l _S	3.4 ^{b, c}	4.3 ^{b, c}		
Single Pulse Avalanche Current	L = 0.1 mH	I _{AS}	18	35		
Single Pulse Avalanche Energy		E _{AS}	16	61	mJ	
	T _C = 25 °C		29	100		
Maximum Power Dissipation	T _C = 70 °C	1 5	18	64	W	
Maximum Fower Dissipation	T _A = 25 °C	P_{D}	4.2 ^{b, c}	5.2 ^{b, c}	VV	
	T _A = 70 °C		2.7 ^{b, c}	3.3 ^{b, c}		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150		°C	
Soldering Recommendations (Peak Temperature) ^{d, e}		· ·	2			

THERMAL RESISTANCE RATINGS									
Parameter			Channel-1		Channel-2				
		Symbol	Тур. Мах.		Тур.	Max.	Unit		
Maximum Junction-to-Ambient ^{b, f}	t ≤ 10 s	R _{thJA}	24	30	19	24	°C/W		
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	3.4	4.3	1	1.25	O/ VV		

Notes:

- a. Package limited.
- b. Surface mounted on 1" x 1" FR4 board.
- d. See solder profile (www.vishay.com/doc?73257). The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- Maximum under steady state conditions is 65 °C/W for channel-1 and 55 °C/W for channel-2.

Document Number: 63783 S12-0543 Rev. A, 12-Mar-12 For more information please contact: pmostechsupport@vishav.com

Vishay Siliconix



SPECIFICATIONS ($T_J = 25$ °C, unle		Test Conditions		Min.	Typ.	Max.	Unit	
Static				l		<u>l</u>	l	
	.,	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-1	30				
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-2	30			V	
V. Tanananahan Osaffisian	/T	I _D = 250 μA	Ch-1		33			
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I _D = 250 μA	Ch-2		37			
V Tamanantum Coefficient	A) / /T	I _D = 250 μA	Ch-1		- 5		mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	Ch-2		- 7.5			
Cota Threehold Voltage	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-1	1		2.2	2.2 V	
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	Ch-2	1.2		2.2	V	
Gate Source Leakage	loss	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	Ch-1			± 100	nA	
date Source Leakage	I _{GSS}		Ch-2			± 100	шА	
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-1			1		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-2			1		
Zero date voltage Drain Gurrent	DSS	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	Ch-1			5	μΑ	
		V_{DS} = 30 V, V_{GS} = 0 V, T_J = 55 °C	Ch-2			5		
On-State Drain Current ^b	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-1	20			Λ	
		$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-2	20			Α	
Drain Source On State Begintanes		$V_{GS} = 10 \text{ V}, I_D = 13.8 \text{ A}$	Ch-1		0.0100	0.0120		
		$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-2		0.0030	0.0037		
Drain-Source On-State Resistance ^b	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 12.6 \text{ A}$	Ch-1		0.0120	0.0145	Ω	
		$V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	Ch-2		0.0035	0.0045		
b		$V_{DS} = 10 \text{ V}, I_D = 13.8 \text{ A}$	Ch-1		47			
Forward Transconductance ^b	9 _{fs}	$V_{DS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-2		116		S	
Dynamic ^a			•					
Input Canacitance	C _{iss}		Ch-1		790			
Input Capacitance	Oiss	Channel-1	Ch-2		3830			
Output Capacitance	C _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1		190		pF	
Odiput Odpuolidi 100	-055	Channel-2	Ch-2		670		۲.	
Reverse Transfer Capacitance	C_{rss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1		76			
<u> </u>		V 45 V V 40 V L 40 0 A	Ch-2		315			
	-	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 13.8 \text{ A}$	Ch-1		14	21		
Total Gate Charge	Q_{g}	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-2		67.3	105		
		Channel-1	Ch-1		6.8	11		
		$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 13.8 \text{ A}$	Ch-2		32	48	nC	
Gate-Source Charge	Q_{gs}		Ch-1 Ch-2		2.6		-	
		Channel-2	Ch-1		1.9			
Gate-Drain Charge	Q_{gd}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 20 \text{ A}$	Ch-2		9.3		1	
		f = 1 MHz		0.4	2	4		
Gate Resistance	R_g			0.2	1.1	2.2	Ω	

Notes:

a. Guaranteed by design, not subject to production testing.

b. Pulse test; pulse width $\leq 300~\mu s,$ duty cycle $\leq 2~\%.$





SPECIFICATIONS ($T_J = 25 ^{\circ}C_1$	unless oth	nerwise noted)					
Parameter	Symbol Test Conditions				Тур.	Max.	Unit
Dynamic ^a							
Turn-On Delay Time	t _{d(on)}	Channel 1	Ch-1		15	30	
	u(on)	Channel-1 $V_{DD} = 15 \text{ V, } R_{I} = 1.5 \Omega$	Ch-2		30	60	
Rise Time	t _r	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_a = 1 \Omega$	Ch-1		12	20	
		G - 7 GEN - 7 g	Ch-2		33	65	
Turn-Off Delay Time	t _{d(off)}	Channel-2	Ch-1		20	40	
	, ,	$V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega$	Ch-2		40	80	
Fall Time	t _f	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-1 Ch-2		10 12	20 25	-
			Ch-2		10	20	ns
Turn-On Delay Time	t _{d(on)}	Channel-1	Ch-2		15	30	-
		$V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega$	Ch-1		12	20	
Rise Time	t _r	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-2		22	25	
					20	40	
Turn-Off Delay Time	t _{d(off)}	Channel-2 $V_{DD} = 15 \text{ V}, R_{I} = 1.5 \Omega$	Ch-1 Ch-2		40	80	ns A
		$I_{D} \cong 10 \text{ A, } V_{GEN} = 10 \text{ V, } R_{q} = 1 \Omega$	Ch-1		10	20	
Fall Time	t _f	.D = 1071, *GEN = 10 *, * * * * * * * * * * * * * * * * * *	Ch-2		10	20	
Drain-Source Body Diode Characteristic	cs						
Continuous Source-Drain Diode Current	Is	T _C = 25 °C	Ch-1			16	_
Continuous Source-Diam Diode Current	'5	16 - 25 0	Ch-2			28	
Pulse Diode Forward Current ^a	I _{SM}		Ch-1			50	
ruise Diode Forward Current	. SIVI		Ch-2			110	
Body Diode Voltage	V _{SD}	$I_{S} = 10 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-1		0.85	1.2	ns A V ns nC
Body Blode Voltage	*50	$I_S = 10 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-2		0.8	1.2	•
Body Diode Beverse Becovery Time	t				20	40	ne
Body Blode Heverse Hecovery Time	Body Diode Reverse Recovery Time t _{rr} Ch-1 Ch-2			30	60	113	
Body Diode Reverse Recovery Charge	Q_{rr}	Channel-1 $I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 °C$	Ch-1		10	20	nC
	~11	- 15 - 15 - 1, αι/αι = 100 / νμο, 1 J = 20 · Ο	Ch-2		21	40	
Reverse Recovery Fall Time	t _a	Channel-2	Ch-1		11		
	*a	$I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	Ch-2		17		ns
Reverse Recovery Rise Time	t _b		Ch-1		9		-
, , , , , , , , , , , , , , , , , , ,	ž		Ch-2		13		

Notes:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


a. Guaranteed by design, not subject to production testing.

b. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.


Vishay Siliconix




CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)









On-Resistance vs. Drain Current






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature




CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage







On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage




Single Pulse Power




Safe Operating Area, Junction-to-Ambient

Vishay Siliconix

CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Power, Junction-to-Case


^{*} The power dissipation PD is based on TJ(max) = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix




CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




On-Resistance vs. Drain Current






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature




CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power




Safe Operating Area, Junction-to-Ambient

Vishay Siliconix

CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Power, Junction-to-Case


^{*} The power dissipation P_D is based on $T_{J(max.)}$ = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?63783.



PowerPAIR® 6 x 5 Case Outline




		MILLIMETERS		INCHES				
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
А	0.70	0.75	0.80	0.028	0.030	0.032		
A1	0.00	-	0.10	0.000	-	0.004		
A3	0.15	0.20	0.25	0.006	0.007	0.009		
b	0.43	0.51	0.61	0.017	0.020	0.024		
b1		0.25 BSC			0.010 BSC			
D	4.90	5.00	5.10	0.192	0.196	0.200		
D1	3.75	3.80	3.85	0.148	0.150	0.152		
E	5.90	6.00	6.10	0.232	0.236	0.240		
E1 Option AA (for W/B)	2.62	2.67	2.72	0.103	0.105	0.107		
E1 Option AB (for BWL)	2.42	2.47	2.52	0.095	0.097	0.099		
E2	0.87	0.92	0.97	0.034	0.036	0.038		
е	1.27 BSC 0.005 BSC							
K Option AA (for W/B)		0.45 typ.		0.018 typ.				
K Option AB (for BWL)		0.65 typ.		0.025 typ.				
K1	0.66 typ. 0.025 typ.							
L	0.33	0.43	0.53	0.013	0.017	0.020		
L3	0.23 BSC 0.009 BSC							
Z	0.34 BSC			0.013 BSC				

Revision: 20-May-13 Document Number: 63656



RECOMMENDED MINIMUM PAD FOR PowerPAIR® 6 x 5



Recommended Minimum Pad Dimensions in mm (inches)

Document Number: 67480 www.vishay.com Revision: 13-Jan-11



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000