
Vishay Siliconix

COMPLIANT

Power MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	50					
$R_{DS(on)}(\Omega)$	V _{GS} = 10 V 0.20					
Q _g (Max.) (nC)	10					
Q _{gs} (nC)	2.6					
Q _{gd} (nC)	4.8					
Configuration	Single					



DESCRIPTION

Low Drive Current

Surface Mount

FEATURES

Fast Switching

· Ease of Paralleling

Excellent Temperature Stability

· Material categorization: For definitions of compliance please see www.vishay.com/doc?99912

The power MOSFET technology is the key to Vishay's advanced line of power MOSFET transistors. The efficient geometry and unique processing of this latest "State of the Art" design achieves: very low on-state resistance combined with high transconductance; superior reverse energy and diode recovery dV/dt capability.

The power MOSFET transistors also feature all of the well established advantages of MOSFET'S such as voltage control, very fast switching, ease of paralleling and temperature stability of the electrical parameters.

Surface mount packages enhance circuit performance by reducing stray inductances and capacitance. The DPAK (TO-252) surface mount package brings the advantages of power MOSFET's to high volume applications where PC Board surface mounting is desirable. The surface mount option IRFR9012, SiHFR9012 is provided on 16 mm tape. The straight lead option IRFU9012, SiHFU9012 of the device is called the IPAK (TO-251).

They are well suited for applications where limited heat dissipation is required such as, computers and peripherals, telecommunication equipment, dc-to-dc converters, and a wide range of consumer products.

ORDERING INFORMATION			
Package	DPAK (TO-252)		
Lead (Pb)-free	IRFR010PbF		
Leau (Fb)-liee	SiHFR010-E3		

PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage			V _{DS}	50	V
Gate-Source Voltage			V_{GS}	± 20	
Continuous Drain Current	V_{GS} at 10 V $T_{C} = 25 ^{\circ}C$ $T_{C} = 100 ^{\circ}C$,	8.2		
Continuous Drain Current		T _C = 100 °C	I _D	5.2] ,
Pulsed Drain Current ^a			I _{DM}	33	A A
Avalanche Current ^b			I _{AS}	1.5	
Linear Derating Factor				0.20	W/°C
Maximum Power Dissipation	T _C =	T _C = 25 °C		25	W
Peak Diode Recovery dV/dt ^c			dV/dt	2.0	V/ns
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C
Soldering Recommendations (Peak Temperature)d	for	10 s		300	-0

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. $V_{DD}=25$ V, starting $T_J=25$ °C, L=100 $\mu H,~R_g=25$ $\Omega.$ c. $I_{SD}\leq 8.2$ A, $dI/dt\leq 130$ A/ $\mu s,~V_{DD}\leq 40$ V, $T_J\leq 150$ °C.

- d. 1.6 mm from case.
- When mounted on 1" square PCB (FR-4 or G-10 material).

S13-0167-Rev. B, 04-Feb-13 Document Number: 91420



Vishay Siliconix

THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R _{thJA}	-	-	110	
Case-to-Sink	R _{thCS}	-	1.7	-	°C/W
Maximum Junction-to-Case (Drain)	R _{thJC}	-	-	5.0	

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static				•		_	
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		50	-	-	V
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	$V_{DS} = V_{GS}, I_D = 250 \mu A$		-	4.0	V
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 20 V		-	-	± 500	nA
Zero Gate Voltage Drain Current	l	V _{DS} = 50 V, V _{GS} = 0 V		-	-	250	μА
Zero Gate Voltage Drain Guirent	I _{DSS}	$V_{DS} = 40 \text{ V}$, $V_{GS} = 0 \text{ V}$, $T_{J} = 125 ^{\circ}\text{C}$	-	-	1000	μΑ
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 4.6 A ^b	-	0.16	0.20	Ω
Forward Transconductance	9 _{fs}	V _{DS}	≥ 50 V, I _D = 3.6 A	2.1	3.1	-	S
Dynamic							
Input Capacitance	C _{iss}	V _{GS} = 0 V,		-	250	-	
Output Capacitance	Coss		$V_{DS} = 25 \text{ V},$	-	150	-	рF
Reverse Transfer Capacitance	C _{rss}	f = 1.0 MHz, see fig. 10		-	29	-	
Total Gate Charge	Q_g		I _D = 7.3 A, V _{DS} = 40 V, see fig. 6 and 13 ^b	-	6.7	10	nC
Gate-Source Charge	Q_{gs}	V _{GS} = 10 V		-	1.8	2.6	
Gate-Drain Charge	Q_{gd}			-	3.2	4.8	
Turn-On Delay Time	t _{d(on)}	$V_{DD} = 25 \text{ V, } I_D = 7.3 \text{ A,}$ $R_g = 24 \Omega, R_D = 3.3 \Omega, \text{ see fig. } 10^b$		-	11	17	ns
Rise Time	t _r			-	33	50	
Turn-Off Delay Time	t _{d(off)}			-	12	18	
Fall Time	t _f			-	23	35	
Internal Drain Inductance	L _D	6 mm (0.25") 1	Between lead, 6 mm (0.25") from		4.5	-	- nH
Internal Source Inductance	L _S	package and center of die contact ^c		-	7.5	-	
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	Is	MOSFET symbol showing the integral reverse p - n junction diode		-	-	8.2	- A
Pulsed Diode Forward Current ^a	I _{SM}			-	-	33	
Body Diode Voltage	V_{SD}	$T_J = 25 ^{\circ}\text{C}, I_S = 8.2 \text{A}, V_{GS} = 0 \text{V}^{\text{b}}$		-	-	1.6	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 7.3 A, dI/dt = 100 A/μs ^b		41	86	190	ns
Body Diode Reverse Recovery Charge	Q_{rr}			0.15	0.33	0.78	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and L _D)				L _D)	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 300 µs; duty cycle \leq 2 %.



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10 - Breakdown Voltage vs. Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Typical Transconductance vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit







Fig. 14 - For N-Channel


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91420.





TO-252AA Case Outline






	MILLIN	METERS	INCHES			
DIM.	MIN.	MAX.	MIN.	MAX.		
Α	2.18	2.38	0.086	0.094		
A1	-	0.127	-	0.005		
b	0.64	0.88	0.025	0.035		
b2	0.76	1.14	0.030	0.045		
b3	4.95	5.46	0.195	0.215		
С	0.46	0.61	0.018	0.024		
C2	0.46	0.89	0.018	0.035		
D	5.97	6.22	0.235	0.245		
D1	4.10	-	0.161	-		
Е	6.35	6.73	0.250	0.265		
E1	4.32	-	0.170	-		
Н	9.40	10.41	0.370	0.410		
e	2.28	BSC	0.090 BSC			
e1	4.56	BSC	0.180 BSC			
L	1.40	1.78	0.055	0.070		
L3	0.89	1.27	0.035	0.050		
L4	-	1.02	-	0.040		
L5	1.01	1.52	0.040	0.060		
ECN: T13-0359-Rev. O, 03-Jun-13						

DWG: 5347

Notes

- Dimension L3 is for reference only.
- Xi'an, Mingxin, and GEM SH actual photo.



Revision: 03-Jun-13 Document Number: 71197



RECOMMENDED MINIMUM PADS FOR DPAK (TO-252)



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

APPLICATION NOTE



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000