

Vishay Siliconix

P-Channel 20 V (D-S) MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	R _{DS(on)} (Ω) (Max.)	I _D (A) ^a	Q _g (Typ.)			
- 20	0.0098 at V _{GS} = - 4.5 V	- 25				
	0.0114 at V _{GS} = - 3.7 V	- 25	43 nC			
	0.0143 at V _{GS} = - 2.5 V	- 25	43 110			
	0.0250 at V _{GS} = - 1.8 V	- 7				


Ordering Information: Si5415EDU-T1-GE3 (Lead (Pb)-free and Halogen-free)


FEATURES

- TrenchFET® Power MOSFET
- Thermally Enhanced PowerPAK® ChipFET Package
 - Small Footprint Area
 - Low On-Resistance
- 100 % R_q and UIS Tested
- Typical ESD Protection: 5500 V (HBM)
- Material categorization: For definitions of compliance please see <u>www.vishay.com/doc?99912</u>

APPLICATIONS

- Portable Devices such as Smart Phones, Tablet PCs and Mobile Computing
 - Battery Switch
 - Load Switch
 - Power Management





COMPLIANT

HALOGEN

FREE

P-Channel MOSFET

Parameter	Symbol	Limit	Unit		
Drain-Source Voltage		V _{DS}	- 20	V	
Gate-Source Voltage		V _{GS}	± 8		
	T _C = 25 °C		- 25 ^a		
Continuous Drain Current /T 150 °C)	T _C = 70 °C		- 25 ^a		
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	I _D	- 15 ^{b, c}		
	T _A = 70 °C		- 12 ^{b, c}	٦ .	
Pulsed Drain Current (t = 300 μs)		I _{DM}	- 70	A	
Continuous Source-Drain Diode Current	T _C = 25 °C	1	- 25 ^a		
Continuous Source-Drain Diode Current	T _A = 25 °C	I _S	- 2.6 ^{b, c}		
Single Avalanche Current L = 0.1 mH		I _{AS}	- 15		
Single Avalanche Energy	L = U.T IIIH	E _{AS}	11	mJ	
	T _C = 25 °C		31		
Maximum Dawar Dissipation	T _C = 70 °C	В	20	\Box w	
Maximum Power Dissipation	T _A = 25 °C	P _D	3.1 ^{b, c}	VV	
	T _A = 70 °C		2 ^{b, c}		
Operating Junction and Storage Temperature R	T _J , T _{stg}	- 50 to 150	°C		
Soldering Recommendations (Peak Temperature		260			

THERMAL RESISTANCE RATINGS							
Parameter	Symbol	Typical	Maximum	Unit			
Maximum Junction-to-Ambient ^{b, f}	t ≤ 5 s	R _{thJA}	34	40	°C/W		
Maximum Junction-to-Case (Drain)	Steady State	R _{thJC}	3	4]		

Notes

- a. Package limited.
- b. Surface mounted on 1" x 1" FR4 board.
- c. t = 5 s
- d. See solder profile (<u>www.vishay.com/doc?73257</u>). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under steady state conditions is 90 °C/W.



Vishay Siliconix


Davameter	Complete	Took Complitions	N4:	T	Mess	11	
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static		V 0V 1 050 A				.,	
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	- 20	44		V	
V _{DS} Temperature Coefficient	ΔV _{DS} /T _J	I _D = - 250 μA		- 11		mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$			2.8			
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	- 0.4		- 1	V	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$			± 2	μА	
		$V_{DS} = 0 \text{ V}, V_{GS} = \pm 4.5 \text{ V}$			± 0.2		
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = - 20 V, V _{GS} = 0 V			- 1		
•		$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$			- 10		
On-State Drain Currenta	I _{D(on)}	$V_{DS} \le -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	- 10			Α	
		V _{GS} = - 4.5 V, I _D = - 10 A		0.0081	0.0098	i	
Drain-Source On-State Resistance ^a	R _{DS(on)}	$V_{GS} = -3.7 \text{ V}, I_D = -5 \text{ A}$		0.0094	0.0114	Ω	
Brain Course on Clare Hoolotanee	1 108(011)	$V_{GS} = -2.5 \text{ V}, I_D = -5 \text{ A}$		0.0116	0.0143		
		$V_{GS} = -1.8 \text{ V}, I_D = -2 \text{ A}$		0.0200	0.0250		
Forward Transconductancea	9 _{fs}	$V_{GS} = -10 \text{ V}, I_D = -10 \text{ A}$		47		S	
Dynamic ^b							
Input Capacitance	C _{iss}			4300		pF	
Output Capacitance	C _{oss}	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		445			
Reverse Transfer Capacitance	C _{rss}			400			
Total Cata Obassa	Q_{g} Q_{gs} Q_{gd}	V _{DS} = - 10 V, V _{GS} = - 8 V, I _D = - 14 A		80	120	nC	
Total Gate Charge				43	65		
Gate-Source Charge		V _{DS} = - 10 V, V _{GS} = - 4.5 V, I _D = - 14 A		7			
Gate-Drain Charge				11.4			
Gate Resistance Rg		f = 1 MHz	0.6	3.3	6.6	Ω	
Turn-On Delay Time	t _{d(on)}			30	60		
Rise Time	t _r	$V_{DD} = -10 \text{ V}, R_{I} = 1 \Omega$		45	90		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong$ - 10 A, $V_{GEN} =$ - 4.5 V, $R_g =$ 1 Ω		75	150		
Fall Time	t _f			25	50		
Turn-On Delay Time	t _{d(on)}			12	25	ns	
Rise Time	t _r	$V_{DD} = -10 \text{ V, R}_{L} = 1 \Omega$		5	10		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong -10 \text{ A}, V_{GEN} = -8 \text{ V}, R_q = 1 \Omega$		80	160		
Fall Time	t _f	j		20	40		
Drain-Source Body Diode Characterist							
Continuous Source-Drain Diode Current	Is	T _C = 25 °C			- 25		
Pulse Diode Forward Current	I _{SM}	Ŭ			- 70	A	
Body Diode Voltage	V _{SD}	I _S = - 10 A, V _{GS} = 0 V		- 0.8	- 1.2	V	
Body Diode Reverse Recovery Time	t _{rr}	-5		35	70	ns	
Body Diode Reverse Recovery Charge	Q _{rr}	1		21	40	nC	
Reverse Recovery Fall Time	t _a	$I_F = -10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 °C$		20	70	110	
Reverse Recovery Rise Time	t _b	 		15		ns	

Notes


- a. Pulse test; pulse width $\leq 300~\mu s,$ duty cycle $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Gate Current vs. Gate-Source Voltage




Gate Current vs. Gate-Source Voltage




Output Characteristics



Transfer Characteristics




On-Resistance vs. Drain Current and Gate Voltage




Capacitance







Gate Charge




On-Resistance vs. Junction Temperature




Soure-Drain Diode Forward Voltage



On-Resistance vs. Gate-to-Source Voltage




Threshold Voltage





Single Pulse Power, Junction-to-Ambient





Safe Operating Area, Junction-to-Ambient






Current Derating*


Power Derating

^{*} The power dissipation P_D is based on $T_{J(max.)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.





Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg262837.





Vishay Siliconix


PowerPAK® ChipFET® SINGLE PAD












Backside view of single pad

	MILLIMETERS			INCHES				
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
Α	0.70	0.75	0.85	0.028	0.030	0.033		
A ₁	0	-	0.05	0	-	0.002		
b	0.25	0.30	0.35	0.010	0.012	0.014		
С	0.15	0.20	0.25	0.006	0.008	0.010		
D	2.92	3.00	3.08	0.115	0.118	0.121		
D ₂	1.75	1.87	2.00	0.069	0.074	0.079		
D ₃	0.20	0.25	0.30	0.008	0.010	0.012		
E	1.82	1.90	1.98	0.072	0.075	0.078		
E ₂	1.38	1.50	1.63	0.054	0.059	0.064		
E ₃	0.45	0.50	0.55	0.018	0.020	0.022		
е		0.65 BSC			0.026 BSC			
Н	0.15	0.20	0.25	0.006	0.008	0.010		
K	0.25	-	-	0.010	-	-		
K ₁	0.30	-	-	0.012	-	-		
L	0.30	0.35	0.40	0.012	0.014	0.016		

Document Number: 73203 www.vishay.com 19-Jul-10



RECOMMENDED MINIMUM PADS FOR PowerPAK® ChipFET® Single



Recommended Minimum Pads Dimensions in mm/(Inches)

Return to Index

APPLICATION NOTE



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000