

Q48T30018

36-75 Vdc Input, 30 A, 1.8 Vdc Output

Data Sheet

The **Q48T30018** through-hole mounted DC/DC converter offers unprecedented performance in the industry-standard quarter brick format. This is accomplished through the use of patent pending circuit and packaging techniques to achieve ultra-high efficiency, excellent thermal performance and a very low body profile.

In telecommunications applications the **Q[™] Family** 30 A converters provide thermal performance that far exceeds all quarter bricks and is comparable even to existing half-bricks. Low body profile and the preclusion of heatsinks minimize airflow shadowing, thus enhancing cooling for downstream devices. The use of 100% surface-mount technologies for assembly, coupled with di/dt's advanced electric and thermal circuitry and packaging, results in a product with extremely high quality and reliability.



Q48T30018 Converter




Fig. 1: Available load current vs. ambient air temperature and air flow rates for Q48T30018 converter mounted vertically with air flowing from pin 3 to pin 1, MOSFET temperature $\leq 120^{\circ}\text{C}$, $V_{in} = 54\text{ V}$.

Applications

- Telecommunications
- Datacommunications
- Wireless
- Servers

Features

- Delivers up to 30 A
- Higher current capability at 70°C than existing quarter brick and 30 A half brick converters
- High efficiency: 84% @ 30 A, 85.5% @ 15 A
- Starts-up into pre-biased output
- No minimum load required
- No heatsink required
- Lowest profile in industry: 0.28" [7.2 mm]
- Lowest weight in industry: 1 oz [28 g] typical
- Industry-standard footprint: 1.45" x 2.30"
- Industry-standard pinout
- Meets Basic Insulation Requirements of EN60950
- Withstands 100 V input transient for 100 ms
- On-board LC input filter
- Fixed frequency operation
- Fully protected
- Remote output sense
- Output voltage trim range: +10%/-20%
- Trim resistor via industry-standard equations
- High reliability: MTBF 2.6 million hours, calculated per Telcordia TR-332, Method I Case 1
- Positive or negative logic ON/OFF option
- UL 60950 recognized in U.S. & Canada, and DEMKO certified per IEC/EN 60950
- Meets conducted emissions requirements of FCC Class B and EN55022 Class B with external filter
- All materials meet UL94, V-0 flammability rating

Q48T30018 36-75 Vdc Input, 30 A, 1.8 Vdc Output**Data Sheet****Electrical Specifications**

Conditions: $T_A=25^\circ\text{C}$, Airflow=300 LFM (1.5 m/s), $V_{in}=48\text{ Vdc}$, unless otherwise specified.

PARAMETER	NOTES	MIN	TYP	MAX	UNITS
ABSOLUTE MAXIMUM RATINGS					
Input Voltage	Continuous	0		80	Vdc
Operating Ambient Temperature		-40		85	°C
Storage Temperature		-55		125	°C
INPUT CHARACTERISTICS					
Operating Input Voltage Range		36	48	75	Vdc
Input Under Voltage Lockout	Non-latching				
Turn-on Threshold		33	34	35	Vdc
Turn-off Threshold		31	32	33	Vdc
Input Transient Withstand (Susceptibility)	100 ms			100	Vdc
OUTPUT CHARACTERISTICS					
External Load Capacitance	Plus full load (resistive)			30,000	μF
Output Current Range		0		30	Adc
Current Limit Inception	Non-latching	33	36	40	Adc
Peak Short-Circuit Current	Non-latching. Short=10mΩ.		45	55	A
RMS Short-Circuit Current	Non-latching			8	Arms
ISOLATION CHARACTERISTICS					
I/O Isolation		2000			Vdc
Isolation Capacitance			230		pF
Isolation Resistance		10			MΩ
FEATURE CHARACTERISTICS					
Switching Frequency			435		kHz
Output Voltage Trim Range ¹	Use trim equations on Page 6	-20		+10	%
Remote Sense Compensation ¹	Percent of $V_{OUT(NOM)}$			+10	%
Output Over-Voltage Protection	Non-latching	117	122	127	%
Over-Temperature Shutdown (PCB)	Non-latching		118		°C
Auto-Restart Period	Applies to all protection features		100		ms
Turn-On Time			2.5		ms
ON/OFF Control (Positive Logic)					
Converter Off		-20		0.8	Vdc
Converter On		2.4		20	Vdc
ON/OFF Control (Negative Logic)					
Converter Off		2.4		20	Vdc
Converter On		-20		0.8	Vdc

Additional Notes:

1. V_{out} can be increased up to 10% via the sense leads or up to 10% via the trim function, however total output voltage trim from all sources should not exceed 10% of $V_{OUT(NOM)}$, in order to insure specified operation of over-voltage protection circuitry. See further discussion at end of **Output Voltage Adjust /TRIM** section.

Q48T30018 36-75 Vdc Input, 30 A, 1.8 Vdc Output

Data Sheet

Electrical Specifications (continued)



Conditions: $T_A=25^{\circ}\text{C}$, Airflow=300 LFM (1.5 m/s), $V_{in}=48\text{ Vdc}$, unless otherwise specified.

PARAMETER	NOTES	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS					
Maximum Input Current	30 Adc, 1.8 Vdc Out @ 36 Vdc In			1.8	Adc
Input Stand-by Current	$V_{in} = 48\text{ V}$, converter disabled		3.8		mAdc
Input No Load Current (0 load on the output)	$V_{in} = 48\text{ V}$, converter enabled		45		mAdc
Input Reflected-Ripple Current	See Figure 25 - 25MHz bandwidth		6		$\text{mA}_{\text{PK-PK}}$
Input Voltage Ripple Rejection	120Hz		TBD		dB
OUTPUT CHARACTERISTICS					
Output Voltage Set Point (no load)	-40°C to 85°C	1.782	1.800	1.818	Vdc
Output Regulation					
Over Line			± 2	± 4	mV
Over Load			± 2	± 5	mV
Output Voltage Range	Over line, load and temperature	1.773		1.827	Vdc
Output Ripple and Noise - 25MHz bandwidth	Full load + 10 μF tantalum + 1 μF ceramic		30	50	$\text{mV}_{\text{PK-PK}}$
DYNAMIC RESPONSE					
Load Change 25% of $I_{out\text{ Max}}$, $di/dt = 0.1\text{ A}/\mu\text{S}$	$C_o = 1\text{ }\mu\text{F}$ ceramic (Fig.20)		50		mV
$di/dt = 5\text{ A}/\mu\text{S}$	$C_o = 450\text{ }\mu\text{F}$ tant. + 1 μF ceramic (Fig.21)		140		mV
Setting Time to 1%			100		μs
EFFICIENCY					
100% Load			84		%
50% Load			85.5		%

Q48T30018 36-75 Vdc Input, 30 A, 1.8 Vdc Output

Data Sheet

Physical Information



Pin Connections	
Pin #	Function
1	Vin (+)
2	ON/OFF
3	Vin (-)
4	Vout (-)
5	SENSE(-)
6	TRIM
7	SENSE(+)
8	Vout (+)

- All dimensions are in inches [mm]
- Pins 1-3 and 5-7 are Ø 0.040" [1.02] with Ø 0.078" [1.98] shoulder
- Pins 4 and 8 are Ø 0.062" [1.57] without shoulder
- Pin Material: Brass
- Pin Finish: Tin/Lead over Nickel
- Converter Weight: 1 oz [28 g] typical

Height Option	HT (Maximum Height)	CL (Minimum Clearance)
	+0.000 [+0.00] -0.038 [-0.97]	+0.016 [+0.41] -0.000 [-0.00]
A	0.303 [7.69]	0.030 [0.77]
B	0.336 [8.53]	0.063 [1.60]
C	0.500 [12.70]	0.227 [5.77]
D	0.400 [10.16]	0.127 [3.23]

Pin Option	PL (Pin Length)
	±0.005 [±0.13]
A	0.188 [4.77]
B	0.145 [3.68]
C	0.110 [2.79]

Converter Part Numbering Scheme

Product Series	Input Voltage	Mounting Scheme	Rated Load Current	Output Voltage		ON/OFF Logic	Maximum Height (HT)	Pin Length (PL)	Special Features
Q	48	T	30	018	-	N	B	A	0
Quarter-Brick Format	36-75 V	Through-hole	30 Adc	018 ⇒ 1.8 V		N ⇒ Negative P ⇒ Positive	A ⇒ 0.303" B ⇒ 0.336" C ⇒ 0.500" D ⇒ 0.400"	A ⇒ 0.188" B ⇒ 0.145" C ⇒ 0.110"	0 ⇒ STD

The example above describes P/N Q48T30018-NBA0: 36-75 V input, through-hole mounting, 30 A @ 1.8 V output, negative ON/OFF logic, a maximum height of 0.336", and a through the board pin length of 0.188". Please consult factory regarding availability of a specific version.

Q48T30018 36-75 Vdc Input, 30 A, 1.8 Vdc Output

Data Sheet

Operation

Input and Output Impedance

These power converters have been designed to be stable with no external capacitors when used in low inductance input and output circuits.

However, in many applications, the inductance associated with the distribution from the power source to the input of the converter can affect the stability of the converter. The addition of a 33 μ F electrolytic capacitor with an ESR < 1 Ω across the input helps ensure stability of the converter. In many applications, the user has to use decoupling capacitance at the load. The power converter will exhibit stable operation with external load capacitance up to 30,000 μ F.

ON/OFF (Pin 2)

The ON/OFF pin is used to turn the power converter on or off remotely via a system signal. There are two remote control options available, positive logic and negative logic and both are referenced to $V_{in}(-)$. Typical connections are shown in Fig. 2.




Fig. 2: Circuit configuration for ON/OFF function.

The positive logic version turns on when the ON/OFF pin is at logic high and turns off when at logic low. The converter is on when the ON/OFF pin is left open.

The negative logic version turns on when the pin is at logic low and turns off when the pin is at logic high. The ON/OFF pin can be hard wired directly to $V_{in}(-)$ to enable automatic power up of the converter without the need of an external control signal.

ON/OFF pin is internally pulled-up to 5 V through a resistor. A mechanical switch, open collector transistor, or FET can be used to drive the input of the ON/OFF pin. The device must be capable of sinking up to 0.2 mA at a low level volt-

age of ≤ 0.8 V. An external voltage source of ± 20 V max. may be connected directly to the ON/OFF input, in which case it should be capable of sourcing or sinking up to 1 mA depending on the signal polarity. See the Start-up Information section for system timing waveforms associated with use of the ON/OFF pin.

Remote Sense (Pins 5 and 7)

The remote sense feature of the converter compensates for voltage drops occurring between the output pins of the converter and the load. The SENSE(-) (Pin 5) and SENSE(+) (Pin 7) pins should be connected at the load or at the point where regulation is required (see Fig. 3).




Fig. 3: Remote sense circuit configuration.

If remote sensing is not required, the SENSE(-) pin must be connected to the $V_{out}(-)$ pin (Pin 4), and the SENSE(+) pin must be connected to the $V_{out}(+)$ pin (Pin 8) to ensure the converter will regulate at the specified output voltage. If these connections are not made, the converter will deliver an output voltage that is slightly higher than the specified value.

Because the sense leads carry minimal current, large traces on the end-user board are not required. However, sense traces should be located close to a ground plane to minimize system noise and insure optimum performance. When wiring discretely, twisted pair wires should be used to connect the sense lines to the load to reduce susceptibility to noise.

The converter's output over-voltage protection (OVP) senses the voltage across $V_{out}(+)$ and $V_{out}(-)$, and not across the sense lines, so the resistance (and resulting voltage drop) between the output pins of the converter and the load should be minimized to prevent unwanted triggering of the OVP.

When utilizing the remote sense feature, care must be taken not to exceed the maximum allowable output power capability of the converter, equal to the product of the nominal output voltage and the allowable output current for the given conditions.

Q48T30018 36-75 Vdc Input, 30 A, 1.8 Vdc Output

Data Sheet

When using remote sense, the output voltage at the converter can be increased by as much as 10% above the nominal rating in order to maintain the required voltage across the load. Therefore, the designer must, if necessary, decrease the maximum current (originally obtained from the derating curves) by the same percentage to ensure the converter's actual output power remains at or below the maximum allowable output power.

Output Voltage Adjust /TRIM (Pin 6)

The converter's output voltage can be adjusted up 10% or down 20% relative to the rated output voltage by the addition of an externally connected resistor.

The TRIM pin should be left open if trimming is not being used. To minimize noise pickup, a 0.1 μ F capacitor is connected internally between the TRIM and SENSE(-) pins.

To increase the output voltage, refer to Fig. 4. A trim resistor, R_{T-INCR} , should be connected between the TRIM (Pin 6) and SENSE(+) (Pin 7), with a value of:

$$R_{T-INCR} = \frac{5.11(100 + \Delta)V_{O-NOM} - 626}{1.225\Delta} - 10.22 \text{ [k}\Omega\text{]}$$

where,

R_{T-INCR} = Required value of trim-up resistor k Ω

V_{O-NOM} = Nominal value of output voltage [V]

$$\Delta = \left| \frac{(V_{O-REQ} - V_{O-NOM})}{V_{O-NOM}} \right| \times 100 \text{ [%]}$$

V_{O-REQ} = Desired (trimmed) output voltage [V].

When trimming up, care must be taken not to exceed the converter's maximum allowable output power. See previous section for a complete discussion of this requirement.

To decrease the output voltage (Fig. 5), a trim resistor, R_{T-DECR} , should be connected between the TRIM (Pin 6) and SENSE(-) (Pin 5), with a value of:

$$R_{T-DECR} = \frac{511}{\Delta} - 10.22 \text{ [k}\Omega\text{]}$$

where,




Fig. 4: Configuration for increasing output voltage.

R_{T-DECR} = Required value of trim-down resistor [k Ω]
and Δ is as defined above.

Note: The above equations for calculation of trim resistor values match those typically used in conventional industry-standard quarter bricks.




Fig. 5: Configuration for decreasing output voltage.

Trimming/sensing beyond 110% of the rated output voltage is not an acceptable design practice, as this condition could cause unwanted triggering of the output over-voltage protection (OVP) circuit. The designer should ensure that the difference between the voltages across the converter's output pins and its sense pins does not exceed 0.18 V, or:

$$[V_{OUT(+)} - V_{OUT(-)}] - [V_{SENSE(+)} - V_{SENSE(-)}] \leq 0.18 \text{ [V]}$$

This equation is applicable for any condition of output sensing and/or output trim.

Q48T30018 36-75 Vdc Input, 30 A, 1.8 Vdc Output**Data Sheet**

Protection Features

Input Under-Voltage Lockout

Input under-voltage lockout is standard with this converter. The converter will shut down when the input voltage drops below a pre-determined voltage.

The input voltage must be at least 35 V for the converter to turn on. Once the converter has been turned on, it will shut off when the input voltage drops below 31 V. This feature is beneficial in preventing deep discharging of batteries used in telecom applications.

Output Over-Current Protection (OCP)

The converter is protected against over-current or short circuit conditions. Upon sensing an over-current condition, the converter will switch to constant current operation and thereby begin to reduce output voltage. When the output voltage drops below 0.8 Vdc, the converter will shut down (Fig. 26).

Once the converter has shut down, it will attempt to restart nominally every 100 ms with a 3% duty cycle (Fig 27). The attempted restart will continue indefinitely until the overload or short circuit conditions are removed or the output voltage rises above 0.8 Vdc.

Output Over-Voltage Protection (OVP)

The converter will shut down if the output voltage across Vout(+) (Pin 8) and Vout(-) (Pin 4) exceeds the threshold of the OVP circuitry. The OVP circuitry contains its own reference, independent of the output voltage regulation loop. Once the converter has shut down, it will attempt to restart every 100 ms until the OVP condition is removed.

Over-Temperature Protection (OTP)

The converter will shut down under an over-temperature condition to protect itself from overheating caused by operation outside the thermal derating curves, or operation in abnormal conditions such as system fan failure. After the converter has cooled to a safe operating temperature, it will automatically restart.

Safety Requirements

The converters meet North American and International safety regulatory requirements per UL60950 and EN60950. Basic Insulation is provided between input and output.

To comply with safety agencies requirements, an input line fuse must be used external to the converter. A 3-A fuse is recommended for use with this product.

Electromagnetic Compatibility (EMC)

EMC requirements must be met at the end-product system level, as no specific standards dedicated to EMC characteristics of board mounted component dc-dc converters exist. However, di/dt tests its converters to several system level standards, primary of which is the more stringent EN55022, *Information technology equipment - Radio disturbance characteristics - Limits and methods of measurement*.

With the addition of a simple external filter (see application notes), all versions of the Q48T30 converters pass the requirements of Class B conducted emissions per EN55022 and FCC, and meet at a minimum, Class A radiated emissions per EN 55022 and Class B per FCC Title 47CFR, Part 15-J. Please contact di/dt Applications Engineering for details of this testing.

Input Transient Withstand

This family of converters meets the input transient withstand requirements of Bellcore GR-513 (Section 13, Table 4.2) as shown in Fig. 6, and also withstands 100 V input transient for 100 ms.

Transient Duration	Vdc
5 seconds	-65
10 ms	-75
10 μ s	-100
1 μ s	-200

Fig. 6: Input transient withstand capability per Bellcore GR-513. (Negative signs imply telecom transients relative to Vin(+) terminal)

Q48T30018 36-75 Vdc Input, 30 A, 1.8 Vdc Output**Data Sheet****Characterization****General Information**

The converter has been characterized for many operational aspects, to include thermal derating (maximum load current as a function of ambient temperature and airflow) for vertical and horizontal mounting, efficiency, start-up and shutdown parameters, output ripple and noise, transient response to load step-change, overload and short circuit.

The following pages contain specific plots or waveforms associated with the converter. Additional comments for specific data are provided below.

Test Conditions

All data presented were taken with the converter soldered to a test board, specifically a 0.060" thick printed wiring board (PWB) with four layers. The top and bottom layers were not metalized. The two inner layers, comprising two-ounce copper, were used to provide traces for connectivity to the converter.

The lack of metalization on the outer layers as well as the limited thermal connection ensured that heat transfer from the converter to the PWB was minimized. This provides a worst-case but consistent scenario for thermal derating purposes.

All measurements requiring airflow were made in di/dt's vertical and horizontal wind tunnel facilities using Infrared (IR) thermography and thermocouples for thermometry.

Ensuring components on the converter do not exceed their ratings is important to maintaining high reliability. If one anticipates operating the converter at or close to the maximum loads specified in the derating curves, it is prudent to check actual operating temperatures in the application. Thermographic imaging is preferable; if this capability is not available, then thermocouples may be used. di/dt recommends the use of AWG #40 gauge thermocouples to ensure measurement accuracy. Careful routing of the thermocouple leads will further minimize measurement error. Refer to Figure 28 for optimum measuring thermocouple location.

Thermal Derating

Load current vs. ambient temperature and airflow rates are given in Figs. 10-13. Ambient temperature was varied be-

tween 25°C and 85°C, with airflow rates from 30 to 500 LFM (0.15 to 2.5 m/s), and vertical and horizontal converter mounting.

For each set of conditions, the maximum load current was defined as the lowest of:

- (i) The output current at which either any FET junction temperature did not exceed a maximum specified temperature (either 105°C or 120°C) as indicated by the thermographic image, or
- (ii) The nominal rating of the converter (30 A)

During normal operation, derating curves with maximum FET temperature less than or equal to 120°C should not be exceeded. Temperature on the PCB at the thermocouple location shown in Fig. 28 should not exceed 118°C in order to operate inside the derating curves.

Efficiency

Efficiency vs. load current plots are shown in Figs. 14 and 16 for ambient temperature of 25°C, airflow rate of 300 LFM (1.5 m/s), both vertical and horizontal orientations, and input voltages of 36 V, 54 V and 72 V. Also, plots of efficiency vs. load current, as a function of ambient temperature with $V_{in} = 54$ V, airflow rate of 200 LFM (1 m/s) are shown for both a vertically and horizontally mounted converter in Figs. 15 and 17, respectively.

Start-up

Output voltage waveforms, during the turn-on transient using the ON/OFF pin for full rated load currents (resistive load) are shown without and with 10,000 μ F load capacitance in Figs. 18 and 19, respectively.

Ripple and Noise

Figure 22 shows the output voltage ripple waveform, measured at full rated load current with a 10 μ F tantalum and 1 μ F ceramic capacitor across the output. Note that all output voltage waveforms are measured across a 1 μ F ceramic capacitor.

The input reflected ripple current waveforms are obtained using the test setup shown in Fig 23. The corresponding waveforms are shown in Figs. 24 and 25.

Q48T30018 36-75 Vdc Input, 30 A, 1.8 Vdc Output

Data Sheet

Start-up Information (using negative ON/OFF)

Scenario #1: Initial Start-up From Bulk Supply

ON/OFF function enabled, converter started via application of V_{IN} . See Figure 7.

Time	Comments
t_0	ON/OFF pin is ON; system front end power is toggled on, V_{IN} to converter begins to rise.
t_1	V_{IN} crosses Under-Voltage Lockout protection circuit threshold; converter enabled.
t_2	Converter begins to respond to turn-on command (converter turn-on delay).
t_3	Converter V_{OUT} reaches 100% of nominal value.

For this example, the total converter start-up time ($t_3 - t_1$) is typically 2.5 ms.




Fig. 7: Start-up scenario #1.

Scenario #2: Initial Start-up Using ON/OFF Pin

With V_{IN} previously powered, converter started via ON/OFF pin. See Figure 8.

Time	Comments
t_0	V_{INPUT} at nominal value.
t_1	Arbitrary time when ON/OFF pin is enabled (converter enabled).
t_2	End of converter turn-on delay.
t_3	Converter V_{OUT} reaches 100% of nominal value.

For this example, the total converter start-up time ($t_3 - t_1$) is typically 2.5 ms.




Fig. 8: Start-up scenario #2.

Scenario #3: Turn-off and Restart Using ON/OFF Pin

With V_{IN} previously powered, converter is disabled and then enabled via ON/OFF pin. See Figure 9.

Time	Comments
t_0	V_{IN} and V_{OUT} are at nominal values; ON/OFF pin ON.
t_1	ON/OFF pin arbitrarily disabled; converter output falls to zero; turn-on inhibit delay period (100 ms typical) is initiated, and ON/OFF pin action is internally inhibited.
t_2	ON/OFF pin is externally re-enabled. If $(t_2 - t_1) \leq 100$ ms, external action of ON/OFF pin is locked out by start-up inhibit timer. If $(t_2 - t_1) > 100$ ms, ON/OFF pin action is internally enabled.
t_3	Turn-on inhibit delay period ends. If ON/OFF pin is ON, converter begins turn-on; if off, converter awaits ON/OFF pin ON signal; see Figure 8.
t_4	End of converter turn-on delay.
t_5	Converter V_{OUT} reaches 100% of nominal value.

For the condition, $(t_2 - t_1) \leq 100$ ms, the total converter start-up time ($t_5 - t_2$) is typically 102.5 ms. For $(t_2 - t_1) > 100$ ms, start-up will be typically 2.5 ms after release of ON/OFF pin.




Fig. 9: Start-up scenario #3.

Q48T30018 36-75 Vdc Input, 30 A, 1.8 Vdc Output

Data Sheet




Fig. 10: Available load current vs. ambient air temperature and airflow rates for converter mounted vertically with $V_{in} = 54$ V, air flowing from pin 3 to pin 1 and maximum FET temperature $\leq 120^{\circ}\text{C}$.




Fig. 11: Available load current vs. ambient air temperature and airflow rates for converter mounted vertically with $V_{in} = 54$ V, air flowing from pin 3 to pin 1 and maximum FET temperature $\leq 105^{\circ}\text{C}$.




Fig. 12: Available load current vs. ambient temperature and airflow rates for converter mounted horizontally with $V_{in} = 54$ V, air flowing from pin 3 to pin 4 and maximum FET temperature $\leq 120^{\circ}\text{C}$.




Fig. 13: Available load current vs. ambient temperature and airflow rates for converter mounted horizontally with $V_{in} = 54$ V, air flowing from pin 3 to pin 4 and maximum FET temperature $\leq 105^{\circ}\text{C}$.

Q48T30018 36-75 Vdc Input, 30 A, 1.8 Vdc Output

Data Sheet




Fig. 14: Efficiency vs. load current and input voltage for converter mounted vertically with air flowing from pin 3 to pin 1 at a rate of 300 LFM (1.5 m/s) and $T_a = 25^\circ\text{C}$.




Fig. 15: Efficiency vs. load current and ambient temperature for converter mounted vertically with $V_{in} = 54\text{ V}$ and air flowing from pin 3 to pin 1 at a rate of 200 LFM (1.0 m/s).




Fig. 16: Efficiency vs. load current and input voltage for converter mounted horizontally with air flowing from pin 3 to pin 4 at a rate of 300 LFM (1.5 m/s) and $T_a = 25^\circ\text{C}$.




Fig. 17: Efficiency vs. load current and ambient temperature for converter mounted horizontally with $V_{in} = 54\text{ V}$ and air flowing from pin 3 to pin 4 at a rate of 200 LFM (1.0 m/s).

Q48T30018 36-75 Vdc Input, 30 A, 1.8 Vdc Output

Data Sheet




Fig. 18: Turn-on transient at full rated load current (resistive) with no output capacitor at $V_{in} = 48$ V, triggered via ON/OFF pin. Top trace: ON/OFF signal (5 V/div.). Bottom trace: output voltage (1 V/div.) Time scale: 1 ms/div.




Fig. 19: Turn-on transient at full rated load current (resistive) plus 10,000 μ F at $V_{in} = 48$ V, triggered via ON/OFF pin. Top trace: ON/OFF signal (5 V/div.). Bottom trace: output voltage (1 V/div.). Time scale: 1 ms/div.




Fig. 20: Output voltage response to load current step-change (7.5 A – 15 A – 7.5 A) at $V_{in} = 48$ V. Top trace: output voltage (100 mV/div.). Bottom trace: load current (5 A/div.). Current slew rate: 0.1 A/ μ s. $C_o = 1$ μ F ceramic. Time scale: 0.2 ms/div.




Fig. 21: Output voltage response to load current step-change (7.5 A – 15 A – 7.5 A) at $V_{in} = 48$ V. Top trace: output voltage (100 mV/div.). Bottom trace: load current (5 A/div.). Current slew rate: 5 A/ μ s. $C_o = 450$ μ F tantalum + 1 μ F ceramic. Time scale: 0.2 ms/div.

Q48T30018 36-75 Vdc Input, 30 A, 1.8 Vdc Output

Data Sheet




Fig. 22: Output voltage ripple (20 mV/div.) at full rated load current into a resistive load with $C_o = 10 \mu\text{F}$ tantalum + $1\mu\text{F}$ ceramic and $V_{in} = 48 \text{ V}$. Time scale: $1 \mu\text{s}/\text{div}$.




Fig. 23: Test Set-up for measuring input reflected ripple currents, i_c and i_s .




Fig. 24: Input reflected ripple current, i_c (100 mA/div), measured at input terminals at full rated load current and $V_{in} = 48 \text{ V}$. Refer to Fig. 23 for test setup. Time scale: $1 \mu\text{s}/\text{div}$.




Fig. 25: Input reflected ripple current, i_s (10 mA/div), measured through $10 \mu\text{H}$ at the source at full rated load current and $V_{in} = 48 \text{ V}$. Refer to Fig. 23 for test setup. Time scale: $1 \mu\text{s}/\text{div}$.

Q48T30018 36-75 Vdc Input, 30 A, 1.8 Vdc Output

Data Sheet




Fig. 26: Output voltage vs. load current showing current limit point and converter shutdown point. Input voltage has almost no effect on current limit characteristic.




Fig. 27: Load current (top trace, 20 A/div, 20 ms/div) into a 10 mΩ short circuit during restart, at $V_{in} = 48$ V. Bottom trace (40 A/div, 1 ms/div) is an expansion of the on-time portion of the top trace.




Fig. 28: Location of the thermocouple for thermal testing.

**For more information please contact
di/dt, Inc.**

1822 Aston Avenue • Carlsbad, CA • 92008 • USA
USA Toll Free 866-WOW-didt (969-3438)
www.didt.com • support@didt.com

The information and specifications contained in this data sheet are believed to be accurate and reliable at the time of publication. However, di/dt, Inc. assumes no responsibility for its use or for any infringements of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of di/dt, Inc. Specifications are subject to change without notice.

©Copyright di/dt, Inc. 2003