
FUJITSU MICROELECTRONICS PRODUCT GUIDE


PG00-00091-3E

2009.10 **Product Guide** [ASSP•Memory•ASIC]





Technical Documentation of Electronic Devices



ASSP	
Telephone Products	2
Mobile, Wireless Communication Products	4
Communication Control	14
Communication Network	14
Display Control Products	16
Video/Audio Products	18
Digital Demodulator	20
ISDB-T OFDM	20
Video Encoder, Decoder	20
Power Management Applications	22
Motor Drivers	34
RFID (FerVID family)	34
General-Purpose Converter	36
SD/SDHC card	38
Spread Spectrum Clock Generator	40
Memory	45
Mobile FCRAM (Fast Cycle RAM)	
Consumer FCRAM (Fast Cycle RAM)	
FRAM	
Flash Memory *	52
Products Scheduled to be out of Production	
ASIC	63
Standard Cell	
Macro-Embedded Type Cell Arrays	
Sea-of-Gate Type CMOS Gate Arrays	
Package Line-up	84
Indov	96

*: SPANSION TM Products

Trademarks


Trademarks:

- Ethernet is a registered trademark of XEROX Corporation in the United States.
- FCRAM is a trademark of Fujitsu Microelectronics Limited, Japan.
- FerVID family is a trademark of Fujitsu Microelectronics Limited, Japan.
- MirrorBit is a trademark of Spansion Inc.
- SPANSION is a trademark of Spansion Inc.
- Amplify is a registered trademark of Synplicity, Inc.


Other company names and brand names are the trademarks or registered trademarks of their respective owners.

ASSP Product Line-up

ASSP Product Line-up



Telephone Products



Telephone Products

■ Telephone Products

ISDN Digital Telephone LSIs


Part number	Functions	CODEC	Power supply voltage (V)	Package QFP
MB86434	AIU for ISDN digital telephones CODEC, DTMF tones, service tone Internal ringer tone	A-laW μ-laW 14-bit linear	+5±5%	64P

Package: P - Plastic

LSIs for Digital Mobile Telephones

Part number	Functions	Compression law	Power supply voltage (V)	Package LQFP
MB86435	2 V single newer supply AILI	A-laW μ-laW	2.7 to 3.6	64P
MB86437	3 V single power supply AIU	μ-ιανν linear	2.7 10 3.6	48P

Package: P - Plastic



■ Mobile, Wireless Communication Products

PLL Frequency Synthesizers • Low Noize Single Integer-N PLL

Part number	niimner Saila (ii=)		PLL Type		Divide	ratio		Power supply current	Power save current	١	er su oltag (V)	ipply je	Paci	cage
	min	max		Prescaler	Program counter	Swallow counter	Reference counter	typ (mA)	typ (μA)	min	typ	max	всс	TSSOP
MB15E07SR	100M	2.5G		32/33, 64/65	Binary	Binary	Binary	8.0	0.1	2.7	3.75	5.0	16P	16P
MB15E06SR	700M	3.0G	Integer -N	128/129	11bit 3 to 2047	7bit 0 to 127	14bit 3 to 16383	8.0	0.1	2.7	3.0	4.0	16P	16P
MB15E05SR	300M	2.0G		64/65, 128/129	0 10 2041	0 10 127	0 10 10000	7.0	0.1	2.7	3.75	5.0	16P	16P

Package: P - Plastic

• Single Integer-N PLL

Part number	frequ	out iency (Hz)	PLL Type		Divide ratio			Power supply current	Power save current	Power supply voltage (V)			Package	
	min	max	Type	Prescal er	Program counter	Swallow counter	Reference counter	typ (mA)	typ (μ A)	min	typ	max	SSOP	всс
MB15E07SL	700M	2.5G		32/33, 64/65	Dinom		Dinon	4.5	0.1	2.4	3.0	3.6	16P	16P
MB15E05SL	100M	2.0G	Integer -N	64/65, 128/129	Binary 11bit 3 to 2047	Binary 7bit 0 to 127	Binary 14bit 3 to 16383	3.5	0.1	2.4	3.0	3.6	16P	16P
MB15E03SL	100101	1.2G		64/65, 128/129				2.5	0.1	2.4	3.0	3.6	16P	16P


Package: P - Plastic

(Continued)	(Continued)	Input frequency band of prescaler	Р	LL type	Prescaler divide ratio		Part number	Features
	Dual	400 MHz to 2.6 GHz	RF	Integer-N	32/33, 64/65		MB15F78UL	For digital telecommunications equipment
	Integer-N PLL	100 MHz to 1.2 GHz	IF	Integer-N	16/17, 32/33			Low noise Low power dissipation
		2.0 GHz to 6.0 GHz	RF	Integer-N	16/17, 32/33		MB15F76UL	For digital high-speed telecom-
		100 MHz to 1.5 GHz	IF	Integer-N	4/5, 8/9		WD131700L	munications equipment
				(Fixe	ed part 4 division)	-		
		2.0 GHz to 4.0 GHz	RF	Integer-N	64/65, 128/129		MB15F74UV	Small Package For digital high-speed telecommuni-
		200 MHz to 2.0 GHz	IF	Integer-N	32/33, 64/65		WIBTOT 740 V	cations equipment
							MB15F74UL	For digital high-speed telecommunications equipment
		200 MHz to 2.25 GHz	RF	Integer-N	64/65, 128/129		MB15F73UV	Small Package For digital high-speed telecommuni-
		50 MHz to 600 MHz	IF	Integer-N	8/9, 16/17		WID TOT 700 V	cations equipment
							MB15F73UL	For digital high-speed telecom- munications equipment
		100 MHz to 1.3GHz	RF	Integer-N	64/65, 128/129		MB15F72UV	Small Package For digital high-speed telecommuni-
		50 MHz to 350 MHz	IF	Integer-N	8/9, 16/17		WID 131 720 V	cations equipment
							MB15F72UL	For digital high-speed telecommunications equipment
		100 MHz to 1.1GHz	RF	Integer-N	64/65, 128/129		MD4550701	For digital high-speed telecommuni-
		100 MHz to 1.1GHz	IF	Integer-N	64/65, 128/129		MB15F07SL	cations equipment Low noise
				Integer-N Sigma-De	:Integer-N tech lta:Sigma-Delta fr		0,	gy
(Continued)	(Continued)							

• Dual Integer-N PLL

Part number	frequ	put iency I (Hz)	PLL		Divide ra	itio		Power supply current	Power save current	V	er su oltag (V)	pply e	Pack	age
	min	max	Туре	Prescaler	Program counter	Swallow counter	Referenc e counter	typ (mA)	typ (μ A)	min	typ	max	всс	TSSOP
MB15F74UV	2.0G 200M	4.0G 2.0G		RF: 64/65, 128/129 IF: 32/33, 64/65	Dinow	Dinomi	Dinory	6.5 2.5	0.1 0.1	2.7	3.0	3.6	18P	_
MB15F73UV	200M 50M	2.25G 600M		RF: 64/65, 128/129 IF: 8/9, 16/17	Binary 11bit 3 to 2047	Binary 7bit 0 to 127	Binary 14bit 3 to 16383	2.0 1.2	0.1 0.1	2.4	2.7	3.6	18P	_
MB15F72UV	100M 50M	1.3G 350M		RF: 64/65, 128/129 IF: 8/9, 16/17				1.5 1.0	0.1 0.1	2.4	2.7	3.6	18P	_
MB15F78UL	400M 100M	2.6G 1.2G		RX : 32/33, 64/65 TX : 16/17, 32/33	Binary 11bit 3 to 2047	Binary 7bit 0 to 127	Binary 14bit 3 to 16383	2.8 1.7	0.1 0.1	2.4	2.7	3.6	20P	20P
MB15F76UL	2.0G 100M	6.0G 1.5G	Integer -N	RF: 16/17, 32/33 (Fixed part 4 division) IF: 4/5, 8/9 (Fixed part 4 division)	Binary 13bit 3 to 8191	Binary 5bit 0 to 31	Binary 14bit 3 to 16383	6.2 2.3	0.1 0.1	2.5	3.0	3.6	20P	_
MB15F74UL	2.0G 200M	4.0G 2.0G		RF: 64/65,128/129 IF: 32/33,64/65		Dinami	Dinami	6.5 2.5	0.1 0.1	2.7	3.0	3.6	20P	_
MB15F73UL	200M 50M	2.25G 600M		RF: 64/65,128/129 IF: 8/9,16/17	Binary 11bit 3 to 2047	Binary 7bit 0 to 127	Binary 14bit 3 to 16383	2.0 1.2	0.1 0.1	2.4	2.7	3.6	20P	20P
MB15F72UL	100M 50M	1.3G 350M		RF: 64/65,128/129 IF: 350M: 8/9,16/17				1.5 1.0	0.1 0.1	2.4	2.7	3.6	20P	20P
MB15F07SL	100M 100M			64/65,128/129 64/65,128/129	Binary 11bit 3 to 2047	Binary 7bit 0 to 127	Binary 14bit 3 to 16383	5.5 5.5	0.1 0.1	2.5	3.0	3.6	16P	16P

Package: P - Plastic



• Single Sigma-Delta Fractional-N PLL

Part number	Input frequency band (Hz)		PLL Type		Divide	ratio		Power supply current	Power save current		er su oltag (V)	•	Package
	min	max	Турс	Prescaler	Program counter	Swallow counter	Reference counter	typ (mA)	typ (μ A)	min	typ	max	всс
MB15E65UV	100 M	2.0 G	Sigma-	16/17	Binary 8 bit 9 to 255	Binary 4 bit 0 to 15	Binary 6 bit 1 to 63	4.9	0.1	2.7	3.0	3.3	18P
MB15E64UV	100 M	3.5 G	Delta	16/17	Binary 8 bit 9 to 255	Binary 4 bit 0 to 15	Binary 6 bit 1 to 63	4.9	0.1	2.7	3.0	3.3	18P

Package: P - Plastic

• Single Sigma-Delta Fractional-N PLL (RF) & Integer-N PLL (IF)


Part number	frequ	out iency (Hz)	PLL Type		Divide ratio				Power save t current	Power supply voltage (V)			Package
	min	max	Туре	Prescaler	Program counter	Swallow counter	Reference counter	typ (mA)	typ (μ A)	min	typ	max	всс
MB15F63UL			Sigma -Delta, Integer -N	RF : 16/17, 20/21,	Binary 7bit 5 to 127(RF) Binary 11bit 3 to 2047(IF)	Rinary 7hit	Binary 6bit 1 to 63(RF) Binary 14 bit 3 to 16383(IF)	6.1 1.4	0.1 0.1	2.7	3.0	3.3	20P

Package: P - Plastic

• Specific power saving communication

Part number	Application	Frequency band (MHz)	Functions	Power supply current	save current	vol	tage	` ,	Раскаде
		(IVITIZ)		typ (mA)	typ (μA)	min	typ	max	LQFP
MB15H121	Telemeter telecontroller security	430	Prescaler divide ratio 8/9 PA, ΣΔPLL, FSK-MOD, LNA, MIXER, LIMAMP, RSSI, FSK-DEM, VCO TANK circuit (internal)	6.7 (PLL) 23.0 (TX) 5.0 (RX)	0.3	2.2	2.5	2.8	48P

Package: P - Plastic



VCO

Part number	Functions	Application	Frequency (MHz)	Power supply voltage (V)	Package Typ. (mm)
VC-90 series		CDMA, GSM, PCS,	700 to 2500	2.5 to 3.3	$5.0\times4.0\times1.55$
V10x series	Voltage Centrolled Oscillator	PHS	700 to 2500	2.5 to 5.5	$4.5 \times 3.2 \times 1.5$
V08 series	Voltege Controlled Oscillator	CDMA, PCS, GSM	800 to 2500	2.8	5.5 × 4.8 × 1.8
V09 series		CDIVIA, PC3, G3IVI	800 10 2500	2.0	5.0 × 4.0 × 1.4

(Product of FUJITSU MEDIA DEVICES LIMITED)

Transmitter Module


Part number	Functions	Application	Frequency (MHz)	Power supply voltage (V)	Package Typ. (mm)
T021 series	Built in Duplexer, PowerAmp	CDMA (CELL band)	824 to 849	3.4	$8.0 \times 5.0 \times 1.4$
1021 361163	and Band Pass Filter	CDMA (K-PCS band)	1750 to 1780	5.4	0.0 × 5.0 × 1.4
	D. ili in Davidson Davidson	W-CDMA I	1920 to 1980		
TOST SERIES	Built in Duplexer, PowerAmp and Band Pass Filter	W-CDMA V	824 to 849	3.4	$7.0\times4.0\times1.2$
	and Band I add I mor	W-CDMA VIII	880 to 915		

(Product of FUJITSU MEDIA DEVICES LIMITED)

SAW Duplexer for Mobile Communication System

Correspondence system	Size (mm)	Part Number	Remarks
	3.0 × 2.5	FAR-D5GA-881M50-D1AA	Two types of package are available
CDMA/W-CDMA V	3.0 × 2.5	FAR-D5GF-881M50-D1FB	Rx: Balanced 100 ohm
	2.5 × 2.0	FAR-D5JB-881 M50-D3AA	Two types of package are available
W-CDMA VIII	3.0 × 2.5	FAR-D5GK-942M50-D1KF	-
W-CDIVIA VIII	3.0 × 2.5	FAR-D5GD-942M50-D1DF	Rx: Balanced 100 ohm
J-CDMA (27MHz)	3.0 × 2.5	FAR-D5GC-911M50-D1CA	-
US-PCS/W-CDMA II	3.0 × 2.5	FAR-D6GQ-1G9600-D1QBQ	Rx: Balanced 100 ohm
US-1 US/VV-ODIVIA II	3.0 × 2.5	FAR-D6GZ-1G9600-D1ZA	Two types of package are available

(Product of FUJITSU MEDIA DEVICES LIMITED)



*: Product of FUJITSU MEDIA DEVICES LIMITED

SAW Filter for Mobile Communication System

Correspondence system	Transmission/ Reception	Size (mm)	Part number	Remarks
			FAR-F5KA-836M50-D4DF	Unbalanced
	Transmission	1.4 × 1.0	FAR-F5KB-836M50-B4ER	Balanced 100 ohm output
		Ī	FAR-F5KB-836M50-B4EG	Balanced 200 ohm output
CDMA/W-CDMA V			FAR-F5KA-881M50-D4DB	Unbalanced
	Reception	1.4 × 1.0	FAR-F5KB-881M50-B4ED	Balanced 100 ohm output
	·	Ī	FAR-F5KB-881M50-B4EJ	Balanced 200 ohm output
0011050	Transmission	1.4 × 1.0	FAR-F5KA-836M50-D4CM	Unbalanced
GSM850	Reception	1.4 × 1.0	FAR-F5KB-881M50-B4EA	Balanced 150 ohm output
	Transmission	1.4 × 1.0	FAR-F5KA-897M50-D4DC	Unbalanced
EGSM	- · ·	4 4 4 0	FAR-F5KA-942M50-D4DD	Unbalanced
	Reception	1.4 × 1.0	FAR-F5KB-942M50-B4EB	Balanced 150 ohm output
			FAR-F6KA-1G5754-L4AA	Unbalanced
			FAR-F6KA-1G5754-L4AJ	Unbalanced
GPS	-	1.4 × 1.0	FAR-F6KA-1G5754-L4AB	Ultra low insertion loss, Unbalanced
			FAR-F6KB-1G5754-B4GE	Balanced 100 ohm output, Low loss
			FAR-F6KB-1G5754-B4GU	Balanced 100 ohm output, High Attenuation
			FAR-F6KA-1G7675-D4CT	Unbalanced
	Transmission	1.4 × 1.0	FAR-F6KB-1G7675-B4GF	Balanced 200 ohm input
W-CDMA IX	Reception	1.4 × 1.0	FAR-F6KA-1G8625-D4DH	Unbalanced
			FAR-F6KB-1G8625-B4GT	Balanced 100 ohm input
			FAR-F6KB-1G8625-B4GG	Balanced 200 ohm input
	Transmission	1.4 × 1.0	FAR-F6KA-1G7475-D4CY	Unbalanced
DCS			FAR-F6KA-1G8425-D4CK	Unbalanced
	Reception	1.4 × 1.0	FAR-F6KB-1G8425-B4GA	Balanced 150 ohm output
	Transmission	1.4 × 1.0	FAR-F6KA-1G8800-L4AF	Unbalanced
US-PCS/W-CDMA II	- · ·		FAR-F6KA-1G9600-D4DQ	Unbalanced, high attenuation
	Reception	1.4 × 1.0	FAR-F6KB-1G9600-B4GP	Balanced 100 ohm output
			FAR-F6KA-1G9600-D4CR	Unbalanced
GSM1900	Reception	1.4 × 1.0	FAR-F6KB-1G9600-B4GB	Balanced 150 ohm output
			FAR-F6KA-1G9500-D4DG	Unbalanced
	Transmission	1.4 × 1.0	FAR-F6KB-1G9500-B4GJ	Balanced 100 ohm input
W-CDMA I		4 4 4 0	FAR-F6KA-2G1400-D4CG	Unbalanced
	Reception	1.4 × 1.0	FAR-F6KB-2G1400-B4GC	Balanced 100 ohm output
TD-SCDMA	-	1.4 × 1.0	FAR-F6KA-2G0175-D4DR	Unbalanced
			FAR-F6KA-2G4418-D4CU	Unbalanced
W-LAN	-	1.4 × 1.0	FAR-F6KA-2G4418-A4VA	Unbalanced, high power handling
			FAR-F6KB-2G4418-B4GL	Balanced 100 ohm output
	<u>I</u>	1		(Product of FUJITSU MEDIA DEVICES LIMITED


(Product of FUJITSU MEDIA DEVICES LIMITED)

SAW Dual Filter for Mobile Communication System

Correspondence system	Transmission /Reception	Size (mm)	Part number	Remarks
EGSM + DCS	Reception	1.8 × 1.4	FAR-G6KG-1G8425-Y4SA	Balanced 150 ohm output, Opposite type of Filter position is available.
EGSM + GSM850	Reception	1.8 × 1.4	FAR-G5KG-942M50-Y4SD	Balanced 150 ohm output, Opposite type of Filter position is available.
GSM850 + GSM1900	Reception	1.8 × 1.4	FAR-G6KG-1G9600-Y4PB	Balanced 150 ohm output, Opposite type of Filter position is available.
GSM1900 + DCS	Reception	1.8 × 1.4	FAR-G6KG-1G9600-Y4SC	Balanced 150 ohm output, Opposite type of Filter position is available.
CDMA + US-PCS	Reception	2.0 × 1.6	FAR-G6KE-1G9600-Y4LY	Balanced 100 ohm output, Opposite type of Filter position is available.
J-CDMA	Transmission	1.8×1.4	FAR-G5KL-911M50-D4XC	Unbalanced, 1 input/2 output
J-CDIVIA	Transmission	1.8 × 1.4	FAR-G5KK-911M50-D4KE	Unbalanced, 2 input/2 output
W-CDMA I + V	Transmission	1.8 × 1.4	FAR-G6KG-1G9500-Y4PG	Balanced 200 ohm input
VV-CDIVIA I + V	Reception	1.8×1.4	FAR-G6KG-2G1400-Y4SH	Balanced 200 ohm output

(Product of FUJITSU MEDIA DEVICES LIMITED)

Communication Control/Communication Network



Communication Control/Communication Network

Communication Control

ISDN

Part number	Functions	Communication standard	Power supply voltage (V)	Package QFP
MB86434	AIU LSI for ISDN digital telephones, Internal CODEC, DTMF tones, service tone, and ringer tone	-	+5 ± 5%	64P

Package: P - Plastic

IP Packet Processing Engine

Part number	Functions	Power supply voltage (V)	Package LQFP
MB86977	Enable to process following functions with hardware. IP Packet Forwarding Packet Filtering NAT PPPoE and more. Supports QoS, DMZ, IPv6 and more. 10/100M MAC (Conforms to IEEE802.3)	3.3 ± 0.3 1.8 ± 0.15	208P

Package: P - Plastic

High Speed IP sec Processing Engine

Part number	Functions	Power supply voltage (V)	Package FBGA
MBXh4/X	Inline Ipsec processing, DES / 3DES,AES,HMAC - SHA-1,HMAC- MD5,SA:64,IPv6,10 / 100M MAC	3.3 ± 0.3 1.8 ± 0.15	337P 288P

Package: P - Plastic


■ Communication Network

LAN

Part number Functions		Communication standard	Power supply voltage (V)	Package LQFP
MESSIGN	10BASE-T Ethernet controller with PC card interface, ISA bus interface and General purpose bus interface	Conforms to IEEE 802.3	+5 ± 5%	100P

Note: Ethernet is a registered trademark of XEROX Corporation of the USA.

Display Control Products



Display Control Products

■ Display Control Products


Screen Display Control

OSDC (On-Screen Display Controller)

		Number	Character		RGB Analog		RGB Analog come			Cuma	d Come				
Part number	Character generator	of character set	dot	Screen size	digital output	(video) output	signal	supply voltage (V)	SH- DIP	SOP	QFP	SSOP	FLGA		
MB90050	Internal ROM			35 characters × 16 lines	6bit (16 color selection in 64 colors)	Composite Video and Y/C video	NTSC PAL	+5 ±10%	-	-	48P	_			
MB90096	Internal ROM	51	24 × 3	512	24 × 32	24 × 32 32 characters	es 4hit		available Unavailable	+5 ±10%	28P	28P	-	_	_
MB90098A					× 16 lines	16 lines 4bit		Unavailable		+3.3	ĺ	28P	ĺ	_	_
MB90097	internal How		12 × 18	28 characters	(16 colors)	Oriavallable	Oriavallable	±0.3	1	1	ĺ	20P	_		
MB90099			× 12 lines				+2.4 to +3.6	ĺ	ĺ	ĺ	20P	20P			
MB90092	External ROM	16384 (Max.)	24 × 32	24 characters × 12 lines	3bit (8 colors)	Composite Video and Y/C video	NTSC PAL	+5 ±10%	_	_	80P	_	_		

Package: P - Plastic

Video/Audio Products



*: Product of FUJITSU MEDIA DEVICES LIMITED

Video/Audio Products


■ Video/Audio Products

IF SAW Filter for Digital

(Product of FUJITSU MEDIA DEVICES LIMITED)

Applicable types	Center frequency (MHz)	3 dB Bandwidth (MHz)	Part number
DAB	38.912	1.50	SBF0402GPL
	44.000	1.70	SBF0402JPL
000	44.000	1.70	FAR-F4SE-44M000-A011
ООВ	44.000	2.60	FAR-F4SE-44M000-H0A6
	44.000	4.00	FAR-F4SE-44M000-H0A3
	36.000	8.10	FAR-F4SE-36M000-A005
	36.125	6.10	FAR-F4SE-36M125-A001
	36.125	7.00	SBF0407BPL
	36.125	8.10	SBF0408KPL
	43.750	6.00	FAR-F4SE-43M750-A006
	43.750	6.00	FAR-F4SE-43M750-H0AB
	44.000	5.35	FAR-F4SE-44M000-H0AG
	44.000	5.37	FAR-F4SE-44M000-H0A4
	44.000	5.42	FAR-F4SE-44M000-H0A8
CATV/TV	44.000	5.49	FAR-F4SE-44M000-H0A1
(US/Euro)	44.000	5.50	FAR-F4SE-44M000-H0AH
	44.000	6.00	FAR-F4SE-44M000-H0A9
	44.000	6.12	FAR-F4SE-44M000-H0A2
	44.000	6.20	FAR-F4SE-44M000-H0AA
	44.000	8.00	SBF0408LPL
	47.250	6.20	FAR-F4SE-47M250-H0AC
	36.000	6.4/7.4 (Switchable)	FAR-K4SH-36M000-L0E1
	36.000	7.0/7.9 (Switchable)	SBSF03ABPL
	36.125	6.0/7.9 (Switchable)	FAR-K4SH-36M125-F001
	36.125	7.0/7.9 (Switchable)	SBSF03AAPL
	57.000	5.30	FAR-F4SE-57M000-H0JC
CATV/TV	57.000	5.40	FAR-F4SE-57M000-H0J9
(Japan)	57.000	5.62	FAR-F4SE-57M000-H0J6
	57.000	5.62	FAR-F4SE-57M000-H0J3
	35.230	8.00	FAR-F4SE-35M230-A013
TV tuner	36.125	6.90	FAR-F4SE-36M125-H0E8
	36.125	7.60	FAR-F4SE-36M125-H0E5
TV/STB	36.125	7.90	FAR-F4SE-36M125-H0E7

Demodulator Products/ISDB-T OFDM/Video Encoder, Decoder



Demodulator Products/ISDB-T OFDM/Video Encoder, Decoder

Demodulator Products

Satellite

Part number	Function	Power supply voltage (V)	Package
T di t Hamber	T dilotion	r ower supply voltage (v)	QFP
MB86667	QPSK demodulator	1.65 to 1.95	48P
IVID80007	DVB-S and DSS support	3.0 to 3.6	401

Cable

	Part number	Function	Power supply voltage (V)	Package
	raitiidiibei	T diletion	r ower supply voltage (v)	QFP
	MB86668	QAM demodulator	1.65 to 1.95	48P
	MD00000	DVB-C support	3.0 to 3.6	40F

Package: P - Plastic

■ ISDB-T OFDM

1 Segment

Part number	Function	Power supply voltage (V)	Package		
raitilullibei	i diletion	rower supply voltage (v)	Solder Bump	WLP	
MB86A27S	1 segment OFDM demodulator ISDB-T supports	1.2 (internal, analog) 1.8 to 2.8 (I/O), 2.8 (analog)	-	42pin	
MB86A27T	1 segment OFDM demodulator ISDB-T supports	1.2 (internal, analog) 1.8 to 2.8 (I/O), 2.8 (analog)	48pin	-	

13 Segment

Part number	Function	Power supply voltage (V)	Package		
raitiidiibei	i unction	rower supply voltage (v)	LQFP	WLP	
MB86A20S	13 segment OFDM demodulator ISDB-T supports	1.2 (internal, analog) 3.3 (I/O), 3.3 (analog)	64P	58P	
MB86A21	13 segment OFDM demodulator ISDB-T supports	1.2 (internal, analog) 3.3 (I/O), 3.3 (analog)	64P	-	

Package: P - Plastic

■ Video Encoder, Decoder

Codec


Part number	Function	Power consumption (mW)	Memory	Package FBGA
MB86H55	H.264 HP Level4.0 Codec Various Audio Codec	500	1piece 512Mbit	650pin
MB86H56	H.264 HP Level4.2 Codec 1920x1080/60 supports Various Audio Codec		FCRAM is embedded	15mm × 15mm

Transcoder

Part number	Function	Power	Memory	Package		
raitiidiibei	i uncuon	consumption (W)	Welliol y	FBGA	PBGA	
MB86H52	MPEG-2 to H.264 HD Transcode H.264 HP Level4.0 Codec Various Audio Codec	17	2 pieces 512Mbit DDR2-667	-	496pin 27mm × 27mm	
MB86H57	MPEG-2/H.264 bi-directional Transcode Audio Transcode		4 minus 540Mbit	650pin 15mm × 15mm	-	
MB86H58	H.264 HP Level4.0 Encode MPEG-2 MP@ML Encode Various Audio Codec MULTI2 decryption is embedded	1.0	1 piece 512Mbit FCRAM is embbeded	-	496pin 27mm × 27mm	

Decoder

Part number	Function	Power	Momory	Package		
Part number	Function	consumption (W)	Memory	FBGA	PBGA	
MB86H60	ARM1176JZF-S(324MHz) MPEG-2 MP@HL Decode H.264 HP Level 4 Decode Various Audio Decode DVB descrambler is embedded	1.2	2 pieces 16bit DDR2-SDRAM 667MHz (256Mbit to 1Gbit)	-	484pin 27mm × 27mm	
MB86H01BA	ARC Tangent-A4(202.5MHz) MPEG-2 MP@ML Decode	0.53 (with DAC)	1 piece 16bit DDR-SDRAM	-	256pin 27mm × 27mm	
MB86H01BB	H.264 MP Level 3 Decode MPEG-1/2 Layer I/II Audio Decode DVB descrambler is embbeded	0.31 (W/O DAC)	135MHz (128Mbit to 512Mbit)	$\begin{array}{c} 240pin \\ 10mm \times 10mm \end{array}$	-	



■ Power Management Applications

AC/DC Converters

Part number	Function	Switching circuit		Power	No. of	Operating oscillator	Referen	ce voltage	Package
raitiidiibei		Bipolar	FET	supply voltage (V)	channels	frequency (kHz) (Max.)	(V) (Typ.)	Precision (%)	SOP
MB3759	PWM-type controllers	Yes	No	+7 to +32	1	300	- 5	5.0	16P
MB3769A	or AC/DC converters	Yes	Yes	+12 to +18	'	700	J	2.0	16P

Packages: P - Plastic


General Purpose DC/DC Converters

Part number	Function	Switching	Power	No. of	Operating oscillator frequency		erence Itage	Solutions	ı	Packa	ge
		method	(V)	channels	(kHz) (Max.)	(V) (Typ.)	Precision (%)		SOP	SSOP	TSSOP
MB3789A			+3.0 to +18		200	2.5	4.0	Up conversion	-	16P	_
MB3817	-PWM-type	Voltage mode	+2.5 to +18		500	1.5	2.0	Up conversion Down conversion Invert	-	16P	_
MB3885	controllers for DC/ DC converters	mode	+5.5 to +18			1.25	1.0	Down conversion	-	20P	_
MB3800	DO CONVENCIS		+1.8 to +15	1	1000	0.5	4.0	Up conversion	8P	8P	_
MB39A130A	PFM/PWM-type	Bottom detection comparator	+4.5 to		780	0.7 *	1.0	Down conversion	-	1	24P
MB39A135	PFM/PWM-type controllers for DC/ DC converters	Current mode	+25		1000	0.7	1.0	DOWN CONVENSION	_		16P
MB3775	DC converters		+3.6 to			1.28	1.5	Up conversion	16P	16P	-
MB3778			+18			2.46	2.0	Down conversion Invert	16P	16P	_
MB3882	PWM-type controllers for DC/	Voltage	+5.5 to		500	1.25			_	24P	_
MB3889	DC converters	mode	+18		300	1.23			_	1	30P
MB39A106			+6.5 to			1.20			_	_	30P
MB39A116A			+18	2		1.00			_	1	30P
MB39A136	PFM/PWM-type controllers for DC/ DC converters	Current mode	+4.5 to +25	2	1000	0.7 *	1.0	Down conversion	-	1	24P
○MB39A138	PWM-type	Bottom detection comparator	+6 to +24		310/465	0.7/2.0				1	24P
MB39A104	controllers for DC/ DC converters		+7 to +19		1500	1.24			-	24P	-
MB39C011A	DC converters		+4.5 to +17		2000	1.0			-	_	16P

O: New product

*: Feadback Voltage

Packages: P - Plastic



General Purpose DC/DC Converters

		Switching Power		No. of	Operating oscillator	Referen	ce voltage		Package
Part number	Function	method	supply voltage (V)	channels	frequency (kHz) (Max.)	(V) (Typ.)	Precision (%)	Solutions	TSSOP
	PWM-type controllers for DC/DC converters	Voltage mode	+7 to +25	3	2600	1.0/1.23	1.0	Down conversion	20P

Packages: P - Plastic

DC/DC converters with switching FET

Part num	hau	Function	Power	No. of	Operating oscillator	Referen	ce voltage	Output current		ing FET istance	Solutions	Paci	kage	
Partifulli	ibei	FullCtion	supply voltage (V)	channels	frequency (kHz) (Max.)	(V) (Typ.)	Precision (%)	DC/DC (mA) (Max)		Nch MOS (Ω) (Typ)		QFN	SON	
MB39C0		PWM type DC/DC		1	2000/3200 (Fix)	1.20						_	10P	
MB39C0		converters		2	2	2000 (Fix)	1.30					Down	24P	_
MB39C0	AOUC	PFM/PWM type	+2.5 to +5.5	1	2000/3200 (Fix)	1.20	2.0	800	0.3	0.2	conversion	_	10P	
MB39C0	007	DC/DC converters		2	2000 (Fix)	1.30						24P		

Packages: P - Plastic


DC/DC converters with switching FET + LDO

Part number		Power	No. of	Operating	Output	Output	Output current	_		PSSR		Package	
Part number	Function	supply voltage (V)	No. of channels	oscillator frequency (kHz)	voltage (V)	precision (%)	DC/DC (mA) (Max.)	Pch MOS (Ω) (Typ)	Nch MOS (Ω) (Typ)	(dB) (Typ)	Solutions	SON	
Common condition	DC/DC converter			2000	0.8 to 4.5 (variable)	2.5	600	0.35	0.25	-			
○MB39C022G					3.3 (Typ)					-70			
○MB39C022J	Low noise		1ch DC/DC + 1ch LDO		2.85 (Typ)	2.5	2.5 300	300			-65	Down conversion	10P
○MB39C022L	LDO +5.5		_	1.8 (Typ)	2.5 300	00 -	_	-60					
OMB39C022N					1.2 (Typ)					-55			

O: New product Packages: P - Plastic

Power Management IC for Portable Products

Ower manag	jemen	10 1	01 1 0116	1 Tottable 1 Toddets									
Part number	No. chan		vlagus	Switching			Output	features		Package			
	DCDC	LDO	voltage	frequency (kHz)	Pin name	Output voltage (V)	FET	Output current (mA) (Max.)	Solutions	WL-CSP			
					DCDC1	1.2		800	Down conversion				
					DCDC2	1.825	Integrated	600	Down conversion				
			+2.7 to		DCDC3	3.3		650	Up/Down conversion				
MB39C316	3	4		1700	LDO1	2.875		200		49			
			+5.5	-	LDO2	1.225	_	260	_				
					LDO3	1.20/1.30	_	6.5	-				
					LDO4	2.925		84					




DSC/Camcorder DC/DC Converters

Part number	Function	Power	No. of	Operating oscillator	Referen	ce voltage	Solutions	Drive	F	Packag	е								
Part number	Function	supply voltage (V)	channels	frequency (kHz) (Max.)	(V) (Typ.)	Precision (%)	Solutions	circuit	LQFP	всс	TSSOP								
MB39A102		+2.5 to +11		1500				Pch : 3, Nch : 1	_	32P	30P								
MB39A103		+1.7 to +11	4	1300			Up conversion	Pch : 1, Nch : 3	_	32P	30P								
MB39A110		+2.5 to +11			2.0		Down conversion Up/Down	Pch : 3, Nch : 1	_	_	38P								
MB39A108		+1.7 to +11	5	2000			conversion	Pch : 3, Nch : 2	_	40P	38P								
MB39A115	PWM-type					1.0		Pch : 4, Nch : 1	_	40P	38P								
MB3825A	PWM-type controllers for DC/DC	controllers for DC/DC	controllers for DC/DC	controllers for DC/DC	controllers	controllers for DC/DC	controllers for DC/DC	for DC/DC	controllers for DC/DC	+2.5 to +12		800	1.5	1.0	Down conversion	PNP:6	64P **	_	_
MB3883	converters	+1.7 to +9		2.5		Up conversion Down conversion Up/Down conversion	Pch : 2, Nch : 4	48P	48P	_									
MB39A123		+1.7 to +11		2000	2.0	-	Up conversion Down conversion Up/Down conversion Invert	Pch : 4, Nch : 2	48P	48P	_								
MB3881		+1.8 to +13	8	800	2.5	1.0	Down conversion Up/Down conversion	Pch : 7, Nch : 1	64P *	_	_								

Packages: P - Plastic


^{*: 0.4} mm pitch **: 0.4 mm pitch, 0.5 mm pitch



Charge control

		Power					Operating		Package													
Part number	Function	supply	Output voltage	Pre	cision (%)	Number	tradulancy	Solutions														
		voltage (V)	(V)	Ta = +25 °C	Ta = -30 to +85 °C	of cells	(kHz) (Max.)		SSOP	LQFP	QFN											
MB3876		+7 to +25	16.8	±0.8	±1.0	4			24P	-	-											
MB3877		+7 10 +25	10.0	±0.6	±1.0	4			24P	_	_											
MB3879			12.6/16.8	±0.8	±1.0					48P												
IVID3079		+8 to +25	+8 to +25	+8 to +25					12.3/16.4	±0.9	±1.1					401						
	Charge control				12.6/16.8	±0.5	±0.74 *	3/4	500	Down	24P	-	-									
140004400	DC/DC converters																12.0/10.8	±0.6	±0.80 *		500	conversion
MB3875		17 to 125	12.6	+0.8	+1.0	2			24P	_	_											
MB3874		+7 to +25	12.0	±0.0	±1.0	3			24P	-	-											
MB3832A	+3.6 to -	+3.6 to +18	Any voltage level	±0.5	±1.0*	1 to 3			20P	ı	-											

^{*:} Ta = -10 to +85 °C Package: P-plastic



Charge control

Part number	Function	Power supply voltage (V)					Operating		Package		
			Output voltage (V)	Pre	cision (%)	Number	oscillator frequency (kHz) (Max.)	Solutions			
				Ta = +25 °C	Ta = -30 to +85 °C	of cells			SSOP	TSSOP	QFN
MB3878	Charge control DC/DC converters	+7 to +25	4.2 V/cell	±0.8	±1.0	1 to 4	500	Down conversion	24P	1	_
MB3887		+8 to +25		+0.6 -0.4					24P	-	-
MB3888			Any voltage level	±0.5	±0.74 * ¹				20P	ı	-
			4.2 V/cell						24P	1	-
MERGATIO							1000		ı	1	28P
							500		24P	-	28P
MB39A132			4.0V/Cell, 4.2V/Cell, 4.35V/Cell, Any voltage level		±0.5 * ²	2 to 4	2000		ı	1	32P
MB39A134			4.2V/Cell, 4.1V/Cell, Any voltage level		±0.7 * ¹				-	24P	-


^{*1 :} Ta = -10 °C to +85 °C *2 : Ta = +25 °C to +85 °C

Package: P-plastic

DC/DC converters for Ultra Mobile PC

Part number	Function	Input voltage (V)	Number of channels	Oscillator frequencies (kHz)		Out		Package		
					Pin name	Preset output voltage (V)	FET	Drive or Output current (A) (Max)	Solutions	PFBGA
MB39C308	DC/DC converters for LPIA Platform VR	+5.5 to +12.6	6	700 (Fix)	CH1	5	External	2	Down conversion	208P
					CH2	3.3		4.5		
					СНЗ	1.8/1.5	Integrated	2.7		
					CH4	0.9/0.75		1.5		
					CH5	1.5		2.5		
					CH6	1.1/1.05		3.5		

LPIA=Low Power Intel Architecture®



Power Management Applications

Voltage Detectors

Part number	Function	Power supply voltage	Reference voltage	Package
T di t Humber	Tunction	(V)	(V) (Typ.)	SOP
MB3761	Voltage detector	+2.5 to +40	1.2	8P

Package: P - Plastic

Supply Voltage Monitoring Applications

Dt	Formalitan	Power supply	D-1	(Typ.) SOP S 8P 8P 8P 8P 8P 8P 8P 8P 8P 8	kage	
Part number	Function	voltage (V)	Detection voltage (V)	• , ,	8P 8P 8P 8P 8P 8P 8P	SSOP
MB3771	Supply voltage monitoring applications	+3.5 to +18	Any voltage level in		8P	-
	Supply voltage monitoring applications with watchdog timer	+3.5 to +16	addition to 4.2 V		8P	-
MB3793-27A		+4 (Max.)	2.7±0.07		8P	8P
MB3793-28A		T4 (IVIAX.)	2.8±0.07		8P	_
MB3793-30A]		3.0±0.07	0.8	8P	8P
MB3/93-34A	Supply voltage monitoring applications with dual watchdog timer systems		3.4±0.08		8P	_
MB3793-37A	waterladg timer dystems	+6 (Max.)	3.7±0.1		8P	_
MB3793-42			4.2±0.1		8P	-
MB3793-45			4.5±0.1		8P	_

Package: P - Plastic

Switching Applications

Part number	Function	Power supply	Number of	On-resistance	Drive current	Pack	cage
r art maniber	i diletion	voltage (V) (Max.)	channels	(Ω)	(A) (Max.)	SOP	SSOP
MB3841			1	0.045	2.0	8P	=
MB3842	ower management switch	5.5	2	0.1	0.6		20P
MB3845			۷	0.1	0.0	_	201

Package: P - Plastic

LCD Panel

MB39C313		Power					Outp	ut feature	s			Package							
Part number	Function	supply	Number of channels	Switching frequency kHz(Fix)	Pin name	Circuit type or solution	Error amplifier threshold voltage (V)	Precision (%)	Output voltage (V)	FET	Output current (A)								
	2ch. DC/				Vlogic	Step down DC/DC	1.213	1.5	1.8 to 3.3	Integrated	1.5								
MB39C313	DC + +8	+8 to	4	500/750	V _S	Step up DC/ DC	1.146	0.9	18.1 (Max)	integrateu	1.5 * ¹	28P * ²							
		+14			V _{GL}	Invert charge pump	0 ± 36mV	-	_	_	50mA								
					V_{GH}	Step up charge pump	1.213	2.1	_	_	50mA								
	2ch DC/	2ch DC/	2ch DC/	2ch DC/	2ch DC/	2ch DC/	2ch DC/	2ch DC/				Vlogic	Step down DC/DC	1.213	1.5	1.8 to 3.3	Integrated	1.5	
○MB39C313A cl	DC + 2ch.	2ch +8 to	DC + +8 to	C + +8 to	4	500/750	Vs	Step up DC/ DC	1.146	0.9	18.1 (Max)	integrated	1.5 * ¹	28P * ²					
	charge +14	1 +14	ge +14		300,700	V _{GL}	Invert charge pump	0 ± 36mV	-	_	_	100mA							
					V _{GH}	Step up charge pump	1.213	2.1		_	100mA								


O: New product

*1: 12V input/15V output

*2: With exposed pad

Package: P - Plastic

Motor Drivers/RFID (FerVID family™)



Motor Drivers/RFID (FerVID family™)

Motor Drivers


Part number	Function	Number of Channels	Output current	Power supply voltage	Package
Fait Hullibei	runction	Number of Chamiles	(mA)	(V)	SOP
MB3763	Reversible motor drivers	1	300	+4 to +18	8P
MB3863	neversible motor univers	2	500	+4 to +36	20P

Package: P - Plastic

■ RFID (FerVID family™)

Part number	Frequency band	Interface	Transmission speed (Reader/Writer -> LSI)	Transmission speed (LSI -> Reader/Writer)	FRAM (byte)	Shipment form
MB89R118B	13.56MHz	ISO15693	26.48kbps (52.97kbps)	26.48kbps (52.97kbps)	2K	Wafer (With a golden Bump)
MB89R119	10.30WI12	ISO15693	26.48kbps (52.97kbps)	26.48kbps (52.97kbps)	256	Wafer (With a golden Bump)

General-Purpose Converter



General-Purpose Converter

■ General-Purpose Converter

A/D Converter

Part nur	mber	Function	Conversion	Conversion time	Linearity error (%)	Power supply		ı	Package)			
			method	(μs/ch) (Max.)	(Max.)	voltage (V)	DIP	SOP	SSOP	QFP	SH-DIP		
MB881	111	24-ch 10-bit A/D converter	Successive	50	±1 LSB	+3.5 to +5.5	_	-	_	44P	48P		
MB881	1()1A	4-ch 12-bit A/D converter	approximation	16 (at 5 V±10%)	-4.0 to +2.0 LSB	+3.3 to +5.5	16P	16P	16P	ı	_		

Packages: P - Plastic

D/A Converter for Digital Tuning Applications

Part number	Function	Settling time	Power consumption	Non- linearity	Power supply voltage		Pac	kage	
Tart number	Tunction	(μs) (Max.)	(mW) (Typ.)	error (LSB)	(V)	DIP	SOP	SSOP	QFP
MB88346B	12-ch 8-bit D/A converter (internal operational amplifier)	20	14		+5±10%	20P	20P	20P	_
MB88346L	12-ch 8-bit D/A converter (internal operational amplifier, low voltage operation)	300	5		+2.7 to +3.6	20P	20P	20P	_
MB88347	8-ch 8-bit D/A converter (internal operational amplifier)	100	9		+5±10%	16P	16P	16P	-
MB88347L	8-ch 8-bit D/A converter (internal operational amplifier, low voltage operation)	200	4.2	±1.5	+2.7 to +3.6	16P	16P	16P	-
MB88345	24-ch 8-bit D/A converter (internal operational amplifier)	100	27			_	_	_	32P
MB88141	12-ch 8-bit D/A converter (compatible with I ² C bus,		15	+5±10%		24P	24P	24P	-
MB88141A	internal operational amplifier)	100	1.5			<u>∠</u> -TI	<u>∠</u> -TI	∠-f1	_
MB88146A	12-ch 8-bit D/A converter (I/O expander, internal operational amplifier)		14.5		Digital:+2.7 to +5.5 Analog:+5±10%	24P	_	24P	-

Package: P - Plastic

SD/SDHC card


SD/SDHC card	SD/SDHC-ATA bridge LSI	MSC1007	The parallel AT -> SD/SDHC card bridge chip driver software is unnecessary.
			SD memory card physical specification Ver.2.0 support

SD/SDHC card

SD/SDHC card

Part number	Function	Power supply voltage (V)	Package FBGA
MSC1007	SDHC memory card support PIO 0-4 and ultra DMA mode 3 ATA-6 specification conforming Hardware protocol conversion of SD-IDE Boot from the SD/SDHC card	+3.0 to +3.6	100P


Package: P - Plastic



■ Spread Spectrum Clock Generator

Part number	Function	Power	Input frequency	Efficiency of	Output frequency	Modulation	Modulation	Other	Package			
Part Humber	Function	voltage		multiply	(MHz)	Туре	sensitivity	Other	SOP			
MB88151A-100				v.1	16.6 to 33.4			PD function disable				
MB88151A-101				×1	16.6 10 33.4			PD function enable				
MB88151A-200				_				PD function disable				
MB88151A-201				× 2	33.2 to 66.8		-1.0%, -3.0% (down)	PD function enable	•			
MB88151A-400			16.6 to 33.4		66.4 to	Down or	±0.5%, ±1.5% (center)	PD function disable	•			
MB88151A-401				× 4	133.6	center (selection)	no modulation (no modulation	PD function enable	-			
MB88151A-500						-	setting is no PD product)	PD function disable	-			
MB88151A-501				× 1/2	8.3 to 16.7			PD function enable	-			
MB88151A-800					66.4 to			PD function disable	•			
MB88151A-801			8.3 to 16.7	× 8	133.6			PD function enable				
MB88152A-100			16.6 to 40 33 to 67		16.6 to 40 33 to 67	Down	-1.0%, -3.0%					
MB88152A-110	EMI noise reduction PLL (SSCG)		40 to 80 66 to 134		40 to 80 66 to 134	Center	±0.5%, ±1.5%					
MB88152A-101			16.6 to 40		16.6 to 40	Down	-1.0%, -3.0% no modulation	_				
MB88152A-111		3.3 ± 0.3	33 to 67		33 to 67	Center	$\pm 0.5\%$, $\pm 1.5\%$ no modulation		8P			
MB88152A-102					_ 0.0	40 to 80		40 to 80	Down	-1.0%, -3.0% no modulation		
MB88152A-112			40 to 80 66 to 134		66 to 134	Center	±0.5%, ±1.5% no modulation					
MB88153A-100						Down	-1.0%, no modulation					
MB88153A-101			16.6 to 40 66 to 134	× 1	16.6 to 40 66 to 134	Down	-3.0%, no modulation	PD function				
MB88153A-110			33 to 67 40 to 80	^1	33 to 67 40 to 80	Center	$\pm 0.5\%$, no modulation	enable				
MB88153A-111						Contor	$\pm 1.5\%$, no modulation					
MB88154A-101			50 to 80		50 to 80							
MB88154A-102			33 to 67		33 to 67	Down	-1.0%, -2.0%, -3.0%, no modulation					
MB88154A-103			16.6 to 40		16.6 to 40			REF output				
MB88154A-111			50 to 80		50 to 80			enable				
MB88154A-112			33 to 67		33 to 67		$\pm 0.5\%, \pm 1.0\%, \\ \pm 1.5\%, no modulation$					
MB88154A-113			16.6 to 40		16.6 to 40	Center						
⊚MB88R157A			10 to 50	Programmable	1 to 134		$\pm 0.25\%, \pm 0.5\%, \\ \pm 0.75\%, \pm 1.0\%, \\ \pm 1.25\%, \pm 1.5\%, \\ \pm 1.75\%, \text{ no modulation}$	PD function enable, Programmable product				

©: Under development Package: P - Plastic (Continued)



(Continued)

		Power	Input	F46: - '	Output	Mandadada	Mandalatia		Pack	age								
Part number	Function	supply voltage (V)	frequency (MHz)	efficiency of multiply	frequency (MHz)	Modulation Type	Modulation sensitivity	Other	TSSOP	всс								
MB88155-100			12.5 to 25		12.5 to 25		-1.0%, -2.0%	PD function										
MB88155-101			25 to 50		25 to 50	Down	no modulation	disable										
MB88155-102			12.5 to 25		12.5 to 25	DOWII	1.09/ 0.09/	PD function										
MB88155-103			25 to 50	1	25 to 50		-1.0%, -2.0%	enable										
MB88155-110			12.5 to 25	×1	12.5 to 25		±0.5%, ±1.0%	PD function										
MB88155-111			25 to 50		25 to 50	- Center	no modulation	disable	o.D.									
MB88155-112			12.5 to 25		12.5 to 25		10.50/ 14.00/	PD function	8P	-								
MB88155-113		3.3	25 to 50		25 to 50		±0.5%, ±1.0%	enable										
MB88155-400		± 0.3				_	-1.0%, -2.0% no modulation	PD function disable										
MB88155-402	EMI noise		40.51.00		5000	Down	-1.0%, -2.0%	PD function enable										
MB88155-410	reduction		12.5 to 20	× 4	50 to 80	•	±0.5%, ±1.0% no modulation	PD function disable										
MB88155-412	(SSCG)					Center	±0.5%, ±1.0%	PD function enable										
MB88161			12 to 28 (×1) 20 to 42 (×4)	×1, ×4, (selection)	12 to 28 (×1) 80 to 168 (×4)	Down/ Center (selection)	-1.0%, -2.0%, -4.0%, ±0.5%, ±1.0%, ±2.0%, no modulation	PD function enable	-	18P								
MB88162											12 to 28 (×1) 20 to 42 (×4)	\times 1, \times 4 , (selectable)	12 to 28 (×1) 80 to 168 (×4)	Down/ Center (selectable)	-1.0%, -2.0%, -4.0%, ±0.5%, ±1.0%, ±2.0%, no modulation	PD function enable	-	18F
MB88163		1.8 ± 0.15	12.5 to 26	× 1	12.5 to 26		±0.5%, no modulation	-	-	6P								
MB88181	-	3.3 ± 0.3	16 to 32	× 1/2 or more *	8 to 166	Center	±0.5%, ±1.0%, ±1.5%, ±2.0%, no modulation	PD function enable, Clock output 8(Max.)	20P	-								
MB88182		1.8 V ± 0.15 V, 3.3 V ± 0.3 V	10 to 30	Programmable	8 to 100		$ \begin{array}{l} \pm 0.25\%, \pm 0.5\%, \\ \pm 0.75\%, \pm 1.0\%, \\ \pm 1.25\%, \pm 1.5\%, \\ \pm 1.75\%, \\ \text{no modulation} \end{array} $	Programmable product	-	20F								

^{*:} The efficiency of multiply and the output mode can be arbitrarily set by the mask option.

Package: P - Plastic


SSCG Simple Evaluation Board

	Part number	R	emarks
	MB88151AEB01-100	MB88151A-100 mounted	
	MB88151AEB01-101	MB88151A-101 mounted	1
	MB88151AEB01-200	MB88151A-200 mounted]
	MB88151AEB01-201	MB88151A-201 mounted	1
MB88151A	MB88151AEB01-400	MB88151A-400 mounted	1
MIDOOTSTA	MB88151AEB01-401	MB88151A-401 mounted]
	MB88151AEB01-500	MB88151A-500 mounted	1
	MB88151AEB01-501	MB88151A-501 mounted]
	MB88151AEB01-800	MB88151A-800 mounted	
	MB88151AEB01-801	MB88151A-801 mounted	
	MB88152AEB01-100	MB88152A-100 mounted	
	MB88152AEB01-110	MB88152A-110 mounted	
MB88152A	MB88152AEB01-101	MB88152A-101 mounted	
WID66132A	MB88152AEB01-111	MB88152A-111 mounted	
	MB88152AEB01-102	MB88152A-102 mounted	
	MB88152AEB01-112	MB88152A-112 mounted]
	MB88153AEB01-100	MB88153A-100 mounted]
MB88153A	MB88153AEB01-101	MB88153A-101 mounted	
WID00155A	MB88153AEB01-110	MB88153A-110 mounted	
	MB88153AEB01-111	MB88153A-111 mounted]
	MB88154AEB01-101	MB88154A-101 mounted	
	MB88154AEB01-102	MB88154A-102 mounted]
MB88154A	MB88154AEB01-103	MB88154A-103 mounted	An oscillator, oscillation stable capacity,
WID00154A	MB88154AEB01-111	MB88154A-111 mounted	and a power supply line are required.
	MB88154AEB01-112	MB88154A-112 mounted	
	MB88154AEB01-113	MB88154A-113 mounted	
	MB88155EB01-100	MB88155-100 mounted	
	MB88155EB01-101	MB88155-101 mounted	
	MB88155EB01-102	MB88155-102 mounted	
	MB88155EB01-103	MB88155-103 mounted	
	MB88155EB01-110	MB88155-110 mounted	
MB88155	MB88155EB01-111	MB88155-111 mounted	
WID66155	MB88155EB01-112	MB88155-112 mounted	
	MB88155EB01-113	MB88155-113 mounted	
	MB88155EB01-400	MB88155-400 mounted	
	MB88155EB01-402	MB88155-402 mounted	
	MB88155EB01-410	MB88155-410 mounted	
	MB88155EB01-412	MB88155-412 mounted	
MB88161	MB88161EB01	MB88161 mounted	
MB88162	MB88162EB01	MB88162 mounted	
MB88163	MB88163EB01	MB88163 mounted	
MB88R157	MB88R157EB01	MB88R157 mounted *	
	MB88182EB01-1A	MB881821A mounted	
MB88182	MB88182EB01-2A	MB881822A mounted	
WID00102	MB88182EB01-1B	MB881821B mounted	
	MB88182EB01-2B	MB881822B mounted	

^{*:} Hardware or software for writing is required.


Memory Product Line-up

Memory Product Line-up




*: ASM =Application Specific Memory FCRAM is a trademark of Fujitsu Microelectronics Limited.

SPANSION™ Products



MirrorBit is a trademark of Spansion Inc.

FCRAM™ (Fast Cycle RAM) (1)



FCRAM is a trademark of Fujitsu Microelectronics Limited.

FCRAM™ (Fast Cycle RAM) (1)

■ Mobile FCRAM (Fast Cycle RAM)

• 32M-bit Async. /Sync. SRAM Type FCRAM

*1, *2, *3

		Part Number	Initial			Downt Olerale		Current		
	Organization (W × b)		Time Max. (ns) *4	Burst Mode Frequency Max. (MHz)		Operating (mA)	Standby (μ A)	Power Down (µA)	Supply Voltage (V)	
_	0M v 16	MB82DP02183F-65L	65	20	N/A	N/A	30	120	10	2.6 to 3.1
	2M × 16	MB82DBS02163F-70L	70	20	83	8 * ⁵	30	120	10	1.7 to 1.95

- *1: Compliant with COSMORAM spec
- *2: MB82DP02183F : with Page mode MB82DBS02163F : with SDR Burst mode & Page mode
- *3: Shipping form: Wafer, 71-pin FBGA package
- *4: At asynchronous operation
- *5: At RL = 5, 6


• 128M-bit Async. /Sync. SRAM Type FCRAM

*1, *2

		Initial Page Mode		ъ В	Burst Clock	Supply			
Organization (W × b)	Part Number	Access Time Max. (ns) *3	Access Time Max. (ns)	Burst Mode Frequency Max. (MHz)	Access Time Max. (ns)	Operating (mA)	Standby (μA)	Power Down (µA)	Supply Voltage (V)
8M × 16	MB82DBS08164D-70L	70	N/A	77	6 * ⁴	35	200 * ⁵	10	1.7 to 1.95

- *1: Compliant with COSMORAM spec, with SDR Burst mode
- *2: Shipping form: Wafer Package support for mass production is T.B.D.
- *3: At asynchronous operation
- *4: At RL = 6
- *5: T_A <u>≤</u> +40 °C

FCRAM[™] (Fast Cycle RAM) (2)



FCRAM is a trademark of Fujitsu Microelectronics Limited.

FCRAM™ (Fast Cycle RAM) (2)

Consumer FCRAM (Fast Cycle RAM)

• 16M-bit SDR-SDRAM Type FCRAM

*1, *2

Organization		Clock	Clock Period	Access Time	Supply Curr	Supply	
(Bank × W × b)	Part Number	Frequency Max. (MHz)	Min. (ns)	Max. (ns) *4	Operating (mA)	Standby (mA)	Voltage (V)
	MB81ES171625-12	85	11.7	10.2	30	1	1.65 to 1.95
$2\times512K\times16$	MB81ES171625-15	66.7	15	12	30	1	1.65 to 1.95
	MB81ES171625-15-X * ³	66.7	15	12	30	1	1.65 to 1.95
	MB81ES173225-12	85	11.7	10.2	30	1	1.65 to 1.95
$2\times256K\times32$	MB81ES173225-15	66.7	15	12	30	1	1.65 to 1.95
	MB81ES173225-15-X * ³	66.7	15	12	30	1	1.65 to 1.95

- *1: Single Data Rate SDRAM Interface
- *2: Shipping form: Wafer
- *3: Extended operating temperature
- *4: Access Time = t_{AC}
 *5: Operating current is I_{DD1} (1 bank active) and Standby current is I_{DD2P} (Power down mode)

• 256M-bit SDR-SDRAM Type FCRAM

*1, *2, *3

Organization		Clock	Clock Period	Access Time	Supply Cur	Supply Current Max.		
(Bank × W × b)	Part Number	Frequency Max. (MHz)	Min. (ns)	Max. (ns) * ⁴	Operating (mA)	Standby (mA)	Supply Voltage (V)	
$4\times2M\times32$	MB81ES253245	166	6	6	75	5	1.7 to 1.95	
$4 \times 1M \times 64$	MB81ES256445	166	6	6	75	5	1.7 to 1.95	

- *1: Single Data Rate SDRAM Interface
- *2: Operating temp.: Tj = -10 to +125 °C
 *3: Shipping form: Wafer
- *4: Access Time = t_{AC}

256M-bit DDR-SDRAM Type FCRAM

*1, *2, *3

Organization		Clock	Clock Period	Access Time	Supply Cur	Supply Voltage		
(Bank × W × b)	Part Number	Frequency Max. (MHz)	Min. (ns)	Max. (ns) *4	Operating (mA) *5	Standby (mA)	(V)	
$4\times2M\times32$	MB81EDS253245	216	4.6	6	235	5	1.7 to 1.95	
4×1M×64	MB81EDS256445	216	4.6	6	300	5	1.7 to 1.95	
$4 \times 1M \times 64$	MB81EDS256545 *6	216	4.6	6	300	5	1.7 to 1.95	

- *1: Double Data Rate SDRAM Interface
- *2: Operating temp.: Tj = -10 to +125 °C
- *3: Shipping form: Wafer
- *4: Access Time = t_{AC}
 *5: Operating current is IDD4R (at burst read)
- *6: with special function capability

512M-bit DDR-SDRAM Type FCRAM


*1, *2, *3

Organization		Clock	Clock Period	Access Time	Supply Cur	Supply Voltage		
(Bank × W × b)	Part Number	Frequency Max. (MHz)	Min. (ns)	Max. (ns) *4	Operating (mA) *5	Standby (mA)	(V)	
4 × 0M × 64	MB81EDS516445	216	4.6	6	300	9	1.7 to 1.9	
$4 \times 2M \times 64$	MB81EDS516545 *6	216	4.6	6	300	9	1.7 to 1.9	

- *1: Double Data Rate SDRAM Interface
- *2: Operating temp.: Tj = -10 to +125 °C
 *3: Shipping form: Wafer

- *4: Access Time = t_{AC}
 *5: Operating current is IDD4R (at burst read)
- *6: with special function capability

FRAM (Ferroelectric RAM)



FRAM (Ferroelectric RAM)


FRAM

	Organization		Access Time	•	Clock Speed	V _{CC} Current		Supply	Operating Temperature	Packages		
Interface	(W × b)		Max. (ns)	Min. (ns)		Operating (mA)	Standby (μA)	Voltage (V)	Range T _A (°C)	SOP	TSOP	FBGA
Parallel	32K × 8	MB85R256H	70	150	-	5	5	2.7 to 3.6	-40 to +85	28P	28P	-
Parallel	128K×8	MB85R1001	100	150	_	10	10	3.0 to 3.6	-40 to +85	-	48P	-
Parallel	64K×16	MB85R1002	100	150	_	10	10	3.0 to 3.6	-40 to +85	-	48P	48P
Serial	32K × 8	MB85RS256	-	-	15	5	3	3.0 to 3.6	-20 to +85	8P	-	-

Pakage : P – Plastic

Flash Memory (Single 1.8V)

SPANSION™ Products



Flash Memory (Single 1.8V)


 $\mathsf{SPANSION^{\mathsf{TM}}}\ \mathsf{Products}$

■ Flash memory (Single 1.8V)

		Access	Cycle	V _{CC} Current			Operating	Packages	
Organization (W × b)	Part Number	Time Max. (ns)	Time Min. (ns)	Read (mA)	Standby Mode (μA)	Supply Voltage (V)	Temperature Range T _A (°C)	TSOP	FBGA
1 M×8 512 K×16	S29AS008J70	70	70	16 (f = 5 MHz)	5	1.65 to 1.95	-40 to +85	48	48
2 M × 8 1 M × 16	S29AS016J70	70	70	16 (f = 5 MHz)	5	1.65 to 1.95	-40 to +85	48	48

Flash Memory (Single 3V)





Variation

PD: Automatic sleep mode

PM: Page mode

SRW: Simultaneous Read / Write operation (Read-while-program or Read-

while-Erase)

MirrorBit is a trademark of Spansion Inc.

```
*1: (16Kbytes × 1sectors) + (8Kbytes × 2sectors) + (32Kbytes × 1sector) + (64Kbytes × 15sectors)
*2: (16Kbytes × 1sectors) + (8Kbytes × 2sectors + (32Kbytes × 1sector) + (64Kbytes × 31sectors)
*3: (16Kbytes × 1sectors) + (8Kbytes × 2sectors + (32Kbytes × 1sector) + (64Kbytes × 61sectors)
*4: (8Kbytes × 8sectors) + (64Kbytes × 63sectors)
*5: (2KWord × 16sectors) + (16KWord × 31sectors)
*6: (8Kbytes × 16sectors) + (64Kbytes × 126sectors)
*7: (2KWord × 16sectors) + (16KWord × 63sectors)
*8: (2KWord × 16sectors) + (16KWord × 127sectors)
```


Flash Memory (Single 3V)

 $\mathsf{SPANSION^{\mathsf{TM}}}\ \mathsf{Products}$

■ Flash memory (Single 3V)

		Access	Ovela	V _{CC} Cu	rrent		Operating	Pack	ages
Organization (W × b)	Part Number	Time Max. (ns)	Cycle Time Min. (ns)	Read (mA)	Standby Mode (μA)	Supply Voltage (V)	Temperature Range T _A (°C)	TSOP	FBGA
1M × 8	S29AL008J55	55	55	12	5	3.0 to 3.6	-40 to +85	48	48
512K × 16	S29AL008J70	70	70	(f = 5 MHz)	5	2.7 to 3.6	-40 to +125	40	40
$2M \times 8$	S29AL016J55	55	55	12	5	3.0 to 3.6	-40 to +85	48	48
1M×16	S29AL016J70	70	70	(f = 5 MHz)	3	2.7 to 3.6	-40 to +125		64
	S29AL032D70	70	70	16	5	2.7 to 3.6	-40 to +85	40, 48	48
	S29AL032D90	90	90	(f = 5 MHz)	3	2.7 10 0.0	-40 10 +65	40, 40	40
	S29JL032H70	70	70	16	5	2.7 to 3.6	-40 to +85	48	_
$4M \times 8$	S29JL032H90	90	90	(f = 5 MHz)	3	2.7 10 0.0	- 1 0 to +05	70	
2M × 16	S29PL032J55	55	55			2.7 to 3.6			
	S29PL032J60	60	60	30	5		-45 to +85	_	48 56
	S29PL032J65	65	65	(f = 5 MHz)			10 10 100		
	S29PL032J70	70	70						
	S29JL064H70	70	70	16	5	2.7 to 3.6	-40 to +85	48	_
	S29JL064H90	90	90	(f = 5 MHz)	Ŭ	2.7 10 0.0	40 10 100	40	
8M × 8	S29PL064J55	55	55						
4M × 16	S29PL064J60	60	60	30	5	2.7 to 3.6	-45 to +85	_	48
	S29PL064J65	65	65	(f = 5 MHz)	3	2.7 10 0.0	45 to 405		56
	S29PL064J70	70	70						
	S29PL127J55	55	55			2.7 to 3.6			
8M × 16	S29PL127J60	60	60	30	5	2.7 10 3.0	-45 to +85	56	50
OIVI X 10	S29PL127J65	65	65	(f = 5 MHz)	lz) 5	2.7 to 3.6	-40 10 +00	56	50
·	S29PL127J70	70	70			1.65 to 1.95			

Flash Memory (MirrorBit™) (Single 3 V)



Variation

PD: Automatic sleep mode

PM: Page mode WB: Write buffer

MirrorBit is a trademark of Spansion Inc.

- *1: Uniform sector model : 32Kword (64Kbytes) × 64sectors Boot sector model : 32Kword (64Kbytes) × 63sectors + 4Kword (8Kbytes) × 8sectors
- *2: Uniform sector model : 32Kword (64Kbytes) × 128sectors
 Boot sector model : 32Kword (64Kbytes) × 127sectors + 4Kword (8Kbytes) × 8sectors
- *3: Sector structure 64Kword (128Kbytes) × 128sectors
- *4: Sector structure 64Kword (128Kbytes) \times 256sectors
- *5: Sector structure 64Kword (128Kbytes) \times 512sectors
- *6: Sector structure 64Kword (128Kbytes) × 1024sectors

S29512GR and S29GL01GR: Please contact to sales representatives on the detail schedule.

Flash Memory (MirrorBit™) (Single 3 V)


SPANSION™ Products ■ Flash memory (MirrorBit) (Single 3V)

		Access	Cycle	V _{CC} Cu	rrent		Operating	Pack	ages				
Organization (W × b)	Part Number	Time * Max. (ns)	Time Min. (ns)	Read (mA)	Standby Mode (μA)	Supply Voltage (V)	Temperature Range T _A (°C)	TSOP	FBGA				
4M × 8 2M × 16	S29GL032N90	90 (25)	90	30 (f = 5 MHz)	5	2.7 to 3.6	-40 to +85	48 56	48 64				
$8M \times 8$ $4M \times 16$	S29GL064N90	90 (25)	90	30 (f = 5 MHz)	5	2.7 to 3.6	-40 to +85	48 56	48 64				
	S29GL128P90	90 (25)	90			3.0 to 3.6	0 to +85 -40 to +85						
$16M \times 8$ $8M \times 16$	S29GL128P10	100 (25)	100	55 (f = 5 MHz)		5	2.7 to 3.6	-40 to +85	56	64			
	S29GL128P11	110 (25)	110										
	S29GL256P90	90 (25)	90	55 (f = 5 MHz)						3.0 to 3.6	0 to +85 -40 to +85		
$32M \times 8$ $16M \times 16$	S29GL256P10	100 (25)	100		5	2.7 to 3.6	-40 to +85	56	64				
	S29GL256P11	110 (25)	110			2.7 10 0.0	10 10 100						
	S29GL512P10	100 (25)	100			3.0 to 3.6	0 to +85 -40 to +85						
$64M \times 8$ $32M \times 16$	S29GL512P11	110 (25)	110	55 (f = 5 MHz)	5	2.7 to 3.6	-40 to +85	56	64				
	S29GL512P12	120 (25)	120			2.7 10 0.0	10 10 100						
32M × 16	S29GL512R10	100 (25)	100	45 (f = 5 MHz)	100	3.0 to 3.6	0 to +85 -40 to +85	56	64				
	S29GL01GP11	110 (25)	110			3.0 to 3.6	0 to +85 -40 to +85						
$128M \times 8$ $64M \times 16$	S29GL01GP12	120 (25)	120	55 (f = 5 MHz)	5	2.7 to 3.6	-40 to +85	56	64				
	S29GL01GP13	130 (25)	130			2.7 10 5.0							
64M × 16	S29GL01GR11	110 (25)	110	45 (f = 5 MHz)	100	3.0 to 3.6	0 to +85 -40 to +85	56	64				

Access Time: () page access

Flash Memory (MirrorBit™) (Single 1.8V)

SPANSION™ Products



Variation

PD: Automatic sleep mode

BM: Burst mode

SRW: Simultaneous Raad/Write operation

(Read-while-program or Read-while-Erase)

HM: Hand Shake Mode

*1 : 16 Kword \times 8sectors + 64 Kword \times 126sectors *2 : 16 Kword \times 8sectors + 64 Kword \times 254sectors *3 : 16 Kword \times 8sectors + 64 Kword \times 510sectors

MirrorBit is a trademark of Spansion Inc.

Flash Memory (MirrorBit™) (Single 1.8V)

SPANSION™ Products

■ Flash memory (MirrorBit) (Single 1.8V)


		Access	Burst	V _{CC} Cu			Operating	Packages
Organization (W × b)	Part Number	Time Max. (ns)	Speed (MHz)	Read (mA)	Standby Mode (μA)	Supply Voltage (V)	Temperature Range T _A (°C)	FBGA
	S29WS128P0LBxW	80 * ¹ 80/13.5 * ²	54	39 * ³				
8 M×16	S29WS128P0PBxW	80 * ¹ 80/11.2 * ²	66	43 * ³	70	1.70 to 1.95	-25 to +85	84
0 IVI × 10	S29WS128P0SBxW	80 *1 80/9.0 * ²	80	48 * ³		1.70 to 1.93		04
	S29WS128PABBxW	80 * ¹ 80/7.6 * ²	108	54 * ³				
	S29WS256P0LBxW	80 * ¹ 80/13.5 * ²	54	39 * ³	- 70	1.70 to 1.95	-25 to +85	84
16 M × 16	S29WS256P0PBxW	80 * ¹ 80/11.2 * ²	66	43 * ³				
TO WEX TO	S29WS256P0SBxW	80 * ¹ 80/9.0 * ²	80	48 * ³				04
	S29WS256PABBxW	80 * ¹ 80/7.6 * ²	108	54 * ³				
	S29WS512P0LBxW	80 * ¹ 80/13.5 * ²	54	36 * ³				
22 M × 16	S29WS512P0PBxW	80 * ¹ 80/11.2 * ²	66	43 * ³	70	1.70 to 1.95	-25 to +85	84
32 M × 16	S29WS512P0SBxW	80 *1 80/9.0 * ²	80	48 * ³] /0	1.70 to 1.95	-20 10 +00	04
	S29WS512PABBxW	80 * ¹ 80/7.6 * ²	108	54 * ³				

^{*1:} Asynchronous access time

^{*2:} Synchronous delay time/burst access time

^{*3:} At burst read Continuous mode (Max.)

Serial Peripheral Interface (MirrorBit™) (Single 3V)



^{*1 :} Uniform 64KB sectors (Top or bottom boot sector : 32 $\, imes\,4$ K bytes parameter block)

MirrorBit is a trademark of Spansion Inc.

^{*2 : 256} KB \times 64 sectors or 64 KB \times 256 sectors

 $^{^{\}star}3$: Uniform 64KB sectors (Top or bottom boot sector : 32 \times 4K bytes parameter block) or Uniform 256KB \times 64 Sector

Serial Peripheral Interface (MirrorBit™) (Single 3V)

SPANSION™ Products

■ Flash memory (MirrorBit) (Single 3V)

Organization (W × b)	Part Number	Clock speed (MHz)	V _{CC} Current		Supply	Operating Temperature	Packages	
			Read (mA)	Standby Mode (μA)	Voltage (V)	Range T _A (°C)	SOIC	SON
32 M × 1	- S25FL032P	104	25 (f = 104MHz)	200	2.7 to 3.6	-40 to +85	SOIC8	USON
16 M × 2 8 M × 4		80	38 (f = 80MHz)	200	2.7 to 3.6	-40 to +85	SOIC16	WSON
64 M × 1	- S25FL064P	104	25 (f = 104MHz)	200	2.7 to 3.6	-40 to +85	SOIC16	WSON
32 M × 2 16 M × 4		80	38 (f = 80MHz)	200	2.7 to 3.6	-40 to +85	SOICTO WS	WSON
128 M × 1	S25FL128P	104	22 (f = 104MHz)	200	2.7 to 3.6	-40 to +85	SOIC16	WSON
128 M × 1	S25FL129P	104	25 (f = 104MHz)	200	2.7 to 3.6	-40 to +85	SOIC16	WSON
64 M × 2 32 M × 4		80	38 (f = 80MHz)	200	2.7 to 3.6	-40 to +85	SOIC16	WSON

Products Scheduled to be out of Production

The productions listed below are scheduled to go out of production. If you are considering the use in the new applications, select the other series of products

FCRAM

Part number	Description		
MB82D01181E-60L	16 Mbit Async. SRAM Type FCRAM		
MB82DS01181E-70L			
MB82DP02183C-65L	32 Mbit Async. SRAM Type FCRAM		
MB82DP02183E-65L	DE MIDIT ASYTTC. STAIN TYPE FUNAIN		
MB82DBS02163C-70L	32 Mbit Async./Sync. SRAM Type FCRAM		
MB82DBS02163E-70L	oz Mon Asyno./Syno. Shaw Type i Chaim		
MB82DP04183C-65L			
MB82DP04183D-65L	64 Mbit Async. SRAM Type FCRAM		
MB82DP04184E-65L			
MB82DBS04163C-70L			
MB82DBS04163D-70L	64 Mbit Async./Sync. SRAM Type FCRAM		
MB82DBS04164E-70L			
MB82DBS08164C-70L	128 Mbit Async./Sync. SRAM Type FCRAM		
MB82DBS04314C-70L			

■ Flash Memory

Parallel Flash Memory (3.0V)


Part number		Description		
	S29AL004D	4Mbit, Access Time(ns): 70/90, Vcc: 2.7-3.6V		

Serial Flash Memory (MirrorBit) (3.0V)

Part number	Description		
S25FL040A	4Mbit, Clock Speed(MHz): 50, Vcc: 2.7-3.6V		
S25FL008A	8Mbit, Clock Speed(MHz): 50, Vcc: 2.7-3.6V		
S25FL016A	16Mbit, Clock Speed(MHz): 50, Vcc: 2.7-3.6V		
S25FL032A	32Mbit, Clock Speed(MHz): 50, Vcc: 2.7-3.6V		
S25FL064A	64Mbit, Clock Speed(MHz): 50, Vcc: 2.7-3.6V		

ASIC Product Line-up

ASIC Products



CS302 Series

Features

Technology : 40 nm Si-gate CMOS

: Maximum 11-metal layers. Extreme Low-K (ultra low permittivity) material is used for

dielectric inter-layers.

: Three different types of core transistors (low leak, standard and high speed) can be

used on the same chip.

Supply voltage $:+1.1V \pm 0.1V$

Junction temperature range :-40 °C to +125 °C

Support various cell sets (from low power versions to high speed versions)

It supports energy-saving mode, multi mode SRAM.

Compiled cells (RAM, ROM, others) Support low-consumption technology

Support ultra high speed (up to 10 Gbps) interface macros

Special interfaces (LVDS, SSTL, others)

Supports boundary SCAN

Supports use of industry standard libraries Supports use of industry standard tools.

Short-term development using a physical prototyping tool.

One pass design using a physical synthesis tools.

Hierarchical design environment for supporting large-scale circuits.

Supports Signal Integrity, EMI noise reduction

Supports static timing sign-off

Improve timing convergence by using Statistical Static Timing Analysis (SSTA).

Design For Manufacturing (DFM) enables stable product-supply and reduced variation

Package lineup: FBGA, PBGA, TEBGA, FC-BGA

Note: Some items are in preparation.

CS201 Series

Features

Technology : 65 nm Si-gate CMOS

6 to 12 layers of metal wiring. Ultra Low-K (low permittivity) material is used for

dielectric inter-layers.

Three different types of core transistors (low leak, standard and high speed) can be used

on the same chip.

Supply voltage : +0.9V to +1.3V (A wide range is supported.)

Junction temperature range : -40 °C to +125 °C Reduced chip sized realized by I/O with pad.

Supports a wide range of cell sets (from low power versions to high speed versions)

IP macros : CPU (ARM11, ARM9, ARM7TDMI), DSP, PCI, IEEE1394, USB, IrDA, PLL, ADC, DAC, and others

Compiled cells (RAM/ROM and others)

It supports energy-saving mode, multi mode SRAM. It supports energy-saving technology "CoolAdjust"* Supports large capacity memory (1T-SRAM-Q) High-speed interface macro (up to 10 Gbps) Special interfaces (LVDS, SSTL and others) Supports use of industry standard libraries (. LIB)

Uses industry standard tools and supports the optimum tools for the application.

High reliability design estimation in the early stage of physical design realized by physical prototyping tool.

Layout synthesis with optimized timing realized by physical synthesis tools.

Hierarchical design environment for supporting large-scale circuits.

High accuracy design environment considering dynamic drop in power supply voltages, signal noise, delay penalty, and crosstalk.

I/O design environment (power line design, assignment and selection of I/Os, package selection) considering noise.

Supports static timing sign-off

Improved timing settling by introducing Statistical Timing Analysis (SSTA).

Steady product supply and countermeasure for diffusion by introduction of DFM

Supports memory (RAM/ROM) BIST

Supports boundary SCAN Supports LOGIC BIST

Supports transition delay test

Package lineup: TEBGA, FBGA, PBGA, FC-BGA

*: "CoolAdjust" is a generic name of Fujitsu Microelectronics's energy-saving technology

Note: Some items are in preparation.

CS101 Series

Features

Optimum gate count : Maximum of 91,000,000 gates

Technology : 90 nm Si-gate CMOS

6 to 10 layers of metal wiring. Low-K (low permittivity) material is used for all

dielectric inter-layers.

Three different types of core transistors (low leak, standard, and high speed) can be used

on the same chip.

Supply voltage \$: +0.9V\$ to +1.3V (A wide range is supported.) Junction temperature range $: -40~^{\circ}C$ to +125 $^{\circ}C$

Gate delay time tpd = 12 ps (1.2 V, Inverter, F/O = 1)

Gate power consumption Pd = 2.7 nW/MHz/BC (1.2 V, Inverter, F/O = 1)

Reduced chip sized realized by I/O with pad.

Supports a wide range of cell sets (from low power versions to high speed versions)

Compliance with industry standard design rules enables non-Fujitsu commercial macros to be easily incorporated. : CPU (ARM9, ARM7TDMI), DSP, PCI, IEEE1394, USB, IrDA, PLL, ADC, DAC, and others IP macros

Compiled cells (RAM/ROM and others) High-speed interface macro (up to 10 Gbps) Special interfaces (LVDS, SSTL_2 and others) Supports use of industry standard libraries (. LIB)

Uses industry standard tools and supports the optimum tools for the application.

High reliability design estimation in the early stage of physical design realized by physical prototyping tool.

Layout synthesis with optimized timing realized by physical synthesis tools.

Hierarchical design environment for supporting large-scale circuits.

High accuracy design environment considering drop in power supply voltages, signal noise, delay penalty, and crosstalk.

I/O design environment (power line design, assignment and selection of I/Os, package selection) considering noise.

Supports static timing sign-off

Supports memory (RAM/ROM) BIST

Supports boundary SCAN Supports LOGIC BIST Supports transition delay test

Package lineup: TEBGA, FBGA, PBGA, FC-BGA

Note: Some items are in preparation.

CS91 Series

Features

Optimum gate count : Maximum of 48,000,000 gates

Technology : 0.11 μm Si-gate CMOS, 5- to 8-layer wiring (Copper is used as wire material) ,

Low-k Inter-layer material

(Inter-layer material that has low permittivity)

Supports 8 types of cell sets that differ in speed, integration, and power consumption.

These cell sets can be mixed on a chip.

Supply voltage : $+1.2 \text{ V} \pm 0.1 \text{ V}$ Junction temperature range : -40 to +125 °C

Gate delay time : tpd = 16 ps (1.2 V, Inverter, F/O = 1) Gate power consumption : Pd = 6.6 nW/MHz (1.2 V, Inverter, F/O = 1)

High-speed interface macro (up to 10 Gbps)

Special interfaces: P-CML, LVDS, PCI, USB, SSTL, HSTL, T-LVTTL, and others

Buffer cells for crystal oscillation circuits.

IP macros : CPU (ARM9, ARM7TDMI), DSP, PCI, IEEE1394, USB, IrDA, PLL, ADC, DAC, and others

Compiled cells (RAM/ROM/multiplier and others)

Uses industry standard tools and supports the optimum tools for the application.

Short-term development using a physical prototyping tool.

Hierarchical design environment for supporting large-scale circuits.

Supports Signal Integrity, EMI noise reduction

Supports High resolution RC extraction base delay calculation environment

Supports optimization environment of power supply wire

Supports static timing sign-off

Supports memory (RAM/ROM) BIST

Supports boundary SCAN Supports LOGIC BIST Supports transition delay test

Package lineup: FC-BGA (Max. 2116 pin), EBGA, HQFP, FBGA and others

Note: Some items are in preparation.

CS86 Series

Features

Optimum gate count : Maximum of 40,000,000 gates

Technology : 0.18 μm Si-gate CMOS, 5- to 6-layer wiring

Supports three types of internal cell sets (ultra high-speed, standard, low-leak)

Capable of integrating a mixture of standard transistor cell and ultra high-speed process/cell, and mixture of standard transistor cell and low leak process/cell on a single chip

Supply voltage : $+1.8 \text{ V} \pm 0.15 \text{V}$ to $+1.1 \text{V} \pm 0.1 \text{V}$

Gate delay time : tpd = 88 ps (standard : 1.8 V, 2NAND, F/O = 2, standard load)

tpd = 70 ps (ultra high-speed : 1.8 V, 2NAND, F/O = 2, standard load) tpd = 136 ps (low-leak : 1.8 V, 2NAND, F/O = 2, standard load)

Leakage Current : 0.023 nW (standard : 1.8 V, 2NAND, F/O = 0, no load)

3.922 nW (ultra high-speed : 1.8 V, 2NAND, F/O = 0, no load) 0.0067 nW (low-leak : 1.8 V, 2NAND, F/O = 0, no load)

Gate power consumption : 40.1 nW/MHz (standard : 1.8 V, 2NAND, F/O = 1, 4Grid)

42.7 nW/MHz (ultra high-speed : 1.8 V, 2NAND, F/O = 1, 4Grid) 38.3 nW/MHz (low-leak : 1.8 V, 2NAND, F/O = 1, 4Grid)

Junction temperature range : -40 to +125 °C

Output buffer cells with noise reduction circuits

Inputs with on-chip input pull-up/pull-down resistors and bidirectional buffer cells.

Buffer cells for crystal oscillation circuits.

Special interfaces : SSTL2, PCI, P-CML, T-LVTTL, USB2.0, IEEE1394, and others

IP macros : CPU (FR-V, ARM9, and others), DSP, PCI, IEEE1394, USB2.0, IrDA, PLL, ADC, DAC,

and others

Compiled cells (RAM/ROM/FIFO/Delay line, and others)

Configurable internal bus circuits

Advanced for hardware/software co-design environment Short-term development using a physical synthesis tool Low-power dissipation using a low power synthesis tool Short-term development using a timing driven layout tool

Hierarchical design environment for supporting large-scale circuits

Supports signal Integrity

Supports memory (RAM, ROM) SCAN

Supports memory (RAM) BIST Supports boundary SCAN Supports path delay test Supports transition delay test

Package lineup: QFP, LQFP, HQFP, FBGA

Packages

The table below lists the available package types.

Туре	Pin Count	Material
QFP	208, 240	Plastics
LQFP	144, 176, 208, 256	Plastics
HQFP	208, 240, 256, 304	Plastics
FBGA	112, 144, 176, 192, 224, 272, 288, 240, 304, 368	Plastics

Note: Contact Fujitsu Microelectronics for the availability.

CS81 Series

Optimum gate count : Maximum of 40,000,000 gates

Technology : 0.18 µm Si-gate CMOS, 4- to 6-layer wiring

Capable of integrating a mixture of high-speed processes and cells on a single chip

Supply voltage : $+1.8 \text{ V} \pm 0.15 \text{V}$ to $+1.1 \text{V} \pm 0.1 \text{V}$ Gate delay time : tpd = 11 ps (1.8 V, Inverter, F/O = 1)Gate power consumption : 5nW/MHz/BC (1.1V, 2NAND, F/O = 1)

Junction temperature range : -40 to +125 °C High-speed interface macro (up to 3.125 Gbps) Output buffer cells with noise reduction circuits

Inputs with on-chip input pull-up/pull-down resistors (33 k Ω typical) and bidirectional buffer cells.

Buffer cells for crystal oscillation circuits.

Special interfaces: P-CML, LVDS, PCI, AGP, USB, SDRAM-I/F, SSTL, and others IP macros: CPU, DSP, PCI, IEEE1394, USB, IrDA, PLL, ADC, DAC, and others

Compiled cells (RAM/ROM/multiplier, and others)

Configurable internal bus circuits

Advanced for hardware/software co-design environment Short-term development using a timing driven layout tool

Supports static timing sign-off

Dramatically reducing the time for generating test vectors for timing verification and the simulation time

Hierarchical design environment for supporting large-scale circuits

Simulation (before layout) considering the input through rate and high resolution RC extraction base delay calculation (after layout), supporting development with minimized timing trouble after trial manufacture.

Supports signal Integrity, EMI noise reduction Supports memory (RAM, ROM) SCAN Supports memory (RAM) BIST

Supports boundary SCAN

Supports At-Speed test on internal circuits

Supports path delay test Supports transition delay test

Package lineup: HQFP, LQFP, FBGA, FC-BGA

Packages

The table below lists the available package types.

Туре	Pin Count	Material
HQFP	208, 240, 256, 304	Plastics
LQFP	144, 176, 208	Plastics
FBGA	112, 133, 176, 192, 224, 240, 272, 288, 304, 368	Plastics
FC-BGA	1089, 1225, 1369, 1681, 1849, 2116	Plastics, Ceramic

Note: Contact Fujitsu Microelectronics for the availability.

Standard Cell

CS66 Series

Features

Optimum gate count : Maximum of 1,700,000 gates

Technology : 0.35 µm Si-gate, 3- to 4-layer metal wiring

: $+3.3 \text{ V} \pm 0.3 \text{ V}$ to $+2.0 \text{ V} \pm 0.1 \text{ V}$ Supply voltage

+5.0 V ± 10% (only for external interface; when internal requirements is 3.3 V)

 $+3.3 \text{ V} \pm 10\%$ (only for external interface; when internal requirements is 3.3 to 2.0 V)

: $t_{pd} = 91$ ps (high-speed type, F/O = 2, standard load) Gate delay time

Gate power consumption : $0.29 \,\mu\text{W/MHz}$ (F/O = 2, standard load) Junction temperature range : -40 to +125°C

High-load driving capability: I_{OL} = 2 mA/4mA/8mA/12mA/24mA mixable.

Output buffer cells with noise reduction circuits

On-chip input pull-up/pull-down resistors (50 k Ω typical)

Buffer cells for crystal oscillation circuits.

Configurable internal bus circuits

Highly integrated RAM/ROM/multipliers mountable; arbitrary words/bits configurable.

Clock skew layout design method (Cadence "CT-Gen") based on the floor plan information minimizes post-layout circuit modification, reducing turnaround time for development.

Simulation (before layout) considering the input through rate and detailed RC delay calculation (after layout),

supporting development with minimized timing trouble after trial manufacture.

Special interface (T-LVTTL and SDRAM-I/F, and others)

Analog PLL

Analog circuits (ADC, DAC, OPAMP and others)

Macros for system ASICs (CPU core, CPU peripheral, operation macro, and others)

Supports DFF scan test with MUX Supports memory (RAM/ROM) scan Supports memory (RAM) BIST Supports boundary SCAN

Standard Cell

Number of gates used in each package
The table below lists the available package types and the reference number of gates used.

CS66 (P-frame)

Package and pin count		0 2000K 4000K 6000K 8000K 10000K 12000K 14000K 1	6000K
LQFP	100 144 176 208	1305K	— 1579K — 1579K — 1579K
QFP	120 144 160 176 208 240 256		— 1579K — 1579K — 1579K — 1579K — 1579K — 1579K — 1579K
HQFP	208 240 256 304		— 1579K — 1579K — 1579K — 1579K
PBGA	256 352		— 1579К — 1579К
FBGA	112 144 168 176 192 224 288	639K 639K 835K 1305K	— 1579K — 1579K — 1579K

CS66 (S-frame)

Package		0 1	00K 	200K	300K	400K	500K	600K	700K	800K	900K
LQFP	100 144 208			158K 158K			433K				
QFP	120 144 160 176 208 240			158K —— 22 —— 22	28K	– 358K		545K			
HQFP	208 240 256					– 358K		545K 545K			
PBGA	256 352							545K		—— 807I	<
FBGA	112 144 168 176 192 224 288			2	28K		.33K .33K			807F	<

CE81 Series

Features

High Integration : Maximum of 34,000,000 BCs

Technology : 0.18 μm Si-gate CMOS, 4- to 6*1 -layer wiring

Supply voltage : $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$ Gate delay time : $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$: $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$: $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$: $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$: $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$: $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$: $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$: $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$: $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$: $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$: $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$: $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$: $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$ is $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$ is $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$ is $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$ is $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$ is $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$ is $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$ is $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$ is $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$ is $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$ is $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$ is $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$ is $+1.8 \text{ V} \pm 0.15 \text{ V}$ to $+1.1 \text{ V} \pm 0.1 \text{ V}$ to $+1.1 \text{$

Junction temperature range : -40 to +125 °C Output buffer cells with noise reduction circuits

Inputs with on-chip input pull-up/pull-down resistors (33 k Ω typical) and bidirectional buffer cells.

Buffer cells for crystal oscillation circuits.

Special interfaces: P-CML, LVDS, PCI, AGP, USB, SDRAM-I/F, SSTL, and others IP macros: CPU, DSP, PCI, IEEE1394, USB, IrDA, PLL, ADC, DAC, and others

Compiled cells (RAM/ROM/multipliers, and others)

Configurable internal bus circuits

Advanced for hardware/software co-design environment Short-term development using a timing driven layout tool

Supports static timing sign-off

Dramatically reducing the time for generating test vectors for timing verification and the simulation time.

Hierarchical design environment for supporting large-scale circuits

Supports optimization environment of power supply wire

Simulation (before layout) considering of the input through rate and high resolution RC extraction base delay calculation (after layout), supporting development with minimized timing trouble after trial manufacture.

Supports Signal Integrity

Supports memory (RAM, ROM) SCAN

Supports memory (RAM) BIST

Supports boundary SCAN

Supports At-Speed test on internal circuits

Supports path delay test Supports transition delay test

Package lineup: HQFP, FBGA, LQFP Note: Some items are in preparation.

Number of gates used in package

The table below lists the available package types and the reference number of gates used.

Package and pin count		0 2000K 4000K 6000K 8000K 10000K 12000K 14000K	16000K
HQFP	208 240 256 304 304	1098K 2085K 3764K 4712K	15158K
LQFP	144 176 208	722K 	
FBGA	112 176 192 240 288 368	— 514K — 722K — 1098K — 2697K — 2697K — 4712K	

^{*1:} The 6-layer of the CE81 is dedicated for power supply (care required).

CE77 Series

Features

High integration : Maximum of 10,000,000 BCs

Technology : 0.25 μm Si-gate CMOS, 3- to 4-layer wiring

Supply voltage : $+2.5 \text{ V} \pm 0.2 \text{ V}$ to $+1.5 \text{ V} \pm 0.1 \text{ V}$

Junction temperature range : -40 to +125°C

Gate delay time : $t_{pd} = 33$ ps (2.5 V, Inverter, F/O = 1, No load) Gate power consumption : $0.02 \mu W/MHz$ (1.5 V, Inverter, F/O = 1, No load)

High-load driving capability : $I_{OL} = 2mA/4mA/8mA/12mA$ mixable.

Output buffer cells with noise reduction circuits

Inputs with on-chip input pull-up/pull-down resistors (25 k Ω typical) and bidirectional buffer cells.

Buffer cells for crystal oscillation circuits.

Special interfaces (P-CML, LVDS, T-LVTTL, SSTL, PCI, USB, GTL+, and others)

IP macros (CPU, PCI, USB, IrDA, PLL, DAC, ADC, and others)

Compiled cells (RAM/ROM/FIFO/Delay Line, and others)

Configurable internal bus circuits

Advanced for hardware/software co-design environment Short-term development using a timing driven layout tool

Hierarchical design environment for supporting large-scale circuits

Supports static timing sign-off

Dramatically reducing the time for generating test vectors for timing verification and the simulation time.

Simulation (before layout) considering the input through rate and detailed RC delay calculation (after layout),

supporting development with minimized timing trouble after trial manufacture.

Supports memory (RAM, ROM) SCAN

Supports memory (RAM) BIST Supports boundary SCAN Supports path delay test

Package lineup: SQFP, LQFP, HQFP, FBGA, PBGA

Number of gates used in each package
The table below lists the available package types and the reference number of gates used. CE77 (V-Frame)

	age and count	0 1000K 2000K 3000K 4000K 5000K 6000K 7000K 8000K 9000K	Material
SQFP	176 208	— 274K —— 803K	P P
	240 208	965K 1776K	P P
HQFP	240 256 304	2276K 1776K 7128K	P P P
PBGA	256	—— 618K	Р

P: Plastic

CE77 (T-Frame)

	kage and n count	0 500K 1000K 1500K 2000K 2500K 3000K 3500K 4000K 4500K 5000K	Material
LQFP	144 176 208 256	976 K 744 K 1375 K 1841 K	P P P
HQFP	208 240 256 304	1375 K 1609 K 2109 K	P P P
FBGA	144 176 224 288	461 K 646 K 1375 K 2109 K	P P P
PBGA	256 352 420	1841 K 2678 K 3789 K	P P P

CE71 Series

Features

High integration : Maximum of 8,000,000 BCs

Technology : 0.25 µm Si-gate CMOS, 3- to 4-layer metal wiring

Supply voltage : $+2.5 \text{ V} \pm 0.2 \text{ V}$ to $+1.5 \text{ V} \pm 0.1 \text{ V}$

(5 V TTL interface is available if 5 V tolerant I/O is adopted. Some frames are under

development.)

Gate delay time : $t_{pd} = 29$ ps (2.5 V, Inverter, F/O = 1, No load)

Gate power consumption : $0.060 \mu W/MHz$ (F/O = 1, No load)

Junction temperature range : -40 to +125°C

High-load driving capability : $I_{OL} = 2 \text{ mA/4 mA/8 mA/12 mA mixable.}$

Output buffer cells with noise reduction circuits

Inputs with on-chip input pull-up/pull-down resistors (25 k Ω typical) and bidirectional buffer cells.

Buffer cells for crystal oscillation circuits.

Special interfaces (P-CML, LVDS, SDRAM-I/F, SSTL, and others)

IP macros (SPARClite, FR40, F2MC16LX, PCI, IEEE1394, USB, IrDA, PLL, ADC/DAC, and others)

Compiled cells (RAM/ROM/multipliers, and others)

Configurable internal bus circuits

Advanced for hardware/software co-design environment

Linking floor plan tools and logic synthesis tools allows automatic optimization of the circuits using the floor plan information. The Clock Driven Design Method (CDDM) clock tree synthesis tools using the floor plan information are also available. Using the floor plan information in the pre-layout stage would eliminate the problems of setup after layout or timing problems for hold, significantly reducing the time to market.

Supports the static timing sign off using the Synopsys CAD tool Prime Time. This contributes to the considerable reduction of time required for test vector creation for timing verification and the simulation time.

Simulation (before layout) considering the input through rate and detailed RC delay calculation (after layout),

supporting development with minimized timing trouble after trial manufacture.

Supports memory (RAM, ROM) SCAN

Supports memory (RAM) BIST

Supports boundary SCAN

Package lineup: SQFP, LQFP, HQFP, PBGA, FBGA

Number of gates used in each package

The table below lists the available package types and the reference number of gates used. CE71 (J-Frame)

	ge and count	0 1000K 2000K 3000K 4000K 5000K	Material
SQFP	176 208 240	—— 203K ——— 592K ——— 714K	P P P
HQFP	208 240 256 304	1313K 1681K 1313K 5345K	P P P
PBGA	256	——— 457K	Р

CE71 (T-Frame)

	ge and count	0 1000K 2000K 3000K 4000K 5000K	Material
LQFP	144 176 208 256	—— 341K ——— 477K ————— 1014K ————————————————————————————————————	P P P
HQFP	208 240 256 304		P P P
FBGA	144 176 224 288	—— 341K ——— 477K ———————————————————————————————————	P P P
PBGA	256 352 420	1358K 1976K 2794K	P P P

CE66 Series

Features

High integration : Maximum of 1,138,000 BCs

Technology : 0.35 µm Si-gate, 3- to 4-layer metal wiring

: $+3.3 \text{ V} \pm 0.3 \text{ V}$ to $+2.0 \text{ V} \pm 0.1 \text{ V}$ Supply voltage

+5.0 V ± 10% (only for external interface; when internal requirements is 3.3 V)

 $+3.3 \text{ V} \pm 10\%$ (only for external interface; when internal requirements is 3.3 to 2.0 V)

: $t_{pd} = 98$ ps (high-speed type, F/O = 2, standard load) Gate delay time

Gate power consumption $0.29 \mu \text{W/MHz}$ (F/O = 2, standard load) Junction temperature range $0.29 \mu \text{W/MHz}$ (F/O = 2, standard load)

High-load driving capability: I_{OL} = 2 mA/4mA/8mA/12mA/24mA mixable.

Output buffer cells with noise reduction circuits

On-chip input pull-up/pull-down resistors (50 k Ω typical)

Buffer cells dedicated to crystal oscillator

Configurable internal bus circuits

Highly integrated RAM/ROM/multipliers mountable; arbitrary words/bits configurable.

Clock skew layout design method (CDDM) based on the floor plan information minimizes post-layout circuit modification, reducing turnaround time for development.

Simulation (before layout) considering the input through rate and detailed RC delay calculation (after layout),

supporting development with minimized timing trouble after trial manufacture.

Special interfaces (T-LVTTL and SDRAM-I/F, and others)

Analog PLL

Analog circuits (ADC, DAC, OPAMP and others)

Macros for system ASICs (CPU core, CPU peripheral, operational macros, and others)

Supports DFF scan test with MUX Supports memory (RAM/ROM) SCAN Supports memory (RAM) BIST

Supports boundary SCAN

Number of gates used in each package
The table below lists the available package types and the reference number of gates used. CE66 (P-frame)

Package	and pin unt	0 100K 200K 300K 400K 500K 600K 700K 800K 900K 1000K 1100	
LQFP	100 144 176 208	939K	- 1138K - 1138K - 1138K
QFP	120 144 160 176 208 240 256		1138K 1138K 1138K 1138K
HQFP	208 240 256 304		– 1138K – 1138K
PBGA	256 352		– 1138K – 1138K
FBGA	112 144 168 176 192 224 288	459K 459K 601K 939K	- 1138K

CE66 (S-frame)

Package and pin count		0 50K 100K 150K 200K 250K 300K 350K 400K 450K 500K 550K	600K
LQFP	100 144 208	112K 112K 311K	
QFP	120 144 160 176 208 240		
HQFP	208 240 256		
PBGA	256 352	390K	– 579K
FBGA	112 144 168 176 192 224 288	136K 163K 	– 579K

CE61 Series

Features

High Integration : Maximum of 2,000,000 BCs

Technology : 0. 35 μm Si-gate 3-layer metal wiring/4-layer metal wiring

(There are restrictions applicable frames)

Basic circuit (basic cell) : 2-input NAND/2-input NOR gates Supply voltage : $+3.3 \text{ V} \pm 0.3 \text{ V}$ to $+2.0 \text{ V} \pm 0.1 \text{ V}$

High voltage tolerant transistor for I/O; interface provided for 5 V devices

(Also requiring a 5 V power supply for interface with 5 V devices)

Gate delay time : High-speed type, t_{pd} = 85 ps (2-input NAND, F/O = 2, standard load)

Junction temperature range : 0 to +100°C

High-load driving capability : I_{OL} = 2 mA/4 mA/8 mA/12 mA/24 mA mixable. Power consumption : Reduced to 50% to 20% (over the CE51 Series)

Output buffer cells with noise reduction circuits On-chip input pull-up/pull-down resistors (Typ. $50k\Omega$)

Buffer cells for crystal oscillation circuits.

Configurable internal bus circuits

Super high-integration RAM and ROM available. Compilable bit/word configuration

Clock skew reduction layout design technique (CDDM) employed to minimize circuit modification after layout, reducing

Simulation (before layout) considering the input through rate and detailed RC delay calculation (after layout),

supports development with minimized timing trouble after trial manufacture.

Supports high speed interfaces [P-CML (200 MHz transmission), LVDS (250 MHz transmission), and SDRAM I/F, PCI,5

V tolerant, USB, IEEE 1284]

PLL circuits

Analog circuits (ADC, DAC)

Macros for system ASICs (CPU core and CPU peripheral and operational macros, and others)

Supports tests (for function/DC) using DFF scan with MUX Supports the test for RAM BIST, RAM SCAN and ROM SCAN

Supports the Boundary SCAN

Now under preparation on for a narrow-pitch pad technology and high-pin count BGA packages to be added to the current lineur.

Variety of package options to optimize any gate size

Number of gates used in each package)
The table below lists the available package types and the reference number of gates used." CE61 (F10 to F80)

Packag pin co		0 100K 200K 300K 400K 500K 600K 700K 800K 900K 1000K1100K1200K1300K	Material
QFP	64 80 100 120 144 160 176 176 208 208 240 240 256 256 304		P
LQFP	64 80 100	86K 86K 86K	P P P
HQFP	208 240 256 304	981K1317K	P P P
BGA	256 352 420	593K981K981K	P P P
PGA	256 299 361 401		C C C

P: Plastic C: Ceramic

CE61 (E7 to E71)

Packag pin c		0 100K 200K 300K 400K 500K 600K 700K 800K 900K 1000K 1100K	Material
QFP	120 144 160 176 208 240 256		P P P P P
LQFP	64 80 100	—— 78K ——— 128K ——— 128K	P P P
HQFP	208 240 256 304		P P P
BGA	256 352 420 576 672	391K ————————————————————————————————————	P P P P

CG61 Series (Analog PLL embedment is possible in some frames)

Features

High Integration : 1,560,000 BCs

Technology : 0. 35 µm Si-gate CMOS, 3-layer metal wiring

Basic circuit (basic cell) : 2-input NAND/2-input NOR gates Supply voltage : $+3.3 \text{ V} \pm 0.3 \text{ V}$ to $+2.0 \text{ V} \pm 0.1 \text{ V}$

(5 V TTL interface is possible when 5 V tolerant I/Os are used.)

: t_{pd} = 85 ps (3.3 V, 2-input NAND, F/O = 2, standard load) Gate delay time Gate power dissipation : $\dot{0}.24 \,\mu\text{W/MHz}$ (2.0 V, 2-input NAND, F/O = 2, standard load)

Junction temperature range : 0 to +100 °C

High-load driving capability : I_{OL} = 2 mA/4 mA/8 mA/12 mA/24 mA mixable

Output buffer cells with noise reduction circuits

On-chip input pull-up/pull-down resistors (Typ. 50 k Ω <at 3.3 V>)

Buffer cells for crystal oscillation circuits

Configurable internal bus circuits

Compiled RAM can be embedded. Compilable bit/word configuration

An analog PLL can be embedded in CG61P only.

Clock skew reduction layout design technique (CDDM) employed to minimize circuit modification after layout, reducing TAT Simulation (before layout) considering the input through rate and detailed RC delay calculation (after layout),

supports development with minimized timing trouble after trial manufacture.

Supports high speed interfaces (T-LVTTL, P-CML, LVDS, SDRAM I/F)

Supports tests using DFF scan with MUX

Supports the test for RAM BIST and RAM SCAN

Number of gates used in each package
The table below lists the available package types and the reference number of gates used.

CG 61 (The frame which cannot use Analog PLL)

	ge and count	0 100K 200K 300K 400K 500K 600K 700K 800K 900K	Material
LQFP	120	222K	P
	144	222K	P
QFP	208	222K	P
	240	222K	P
	256	331K	P
HQFP	208 240 256 304		P P P

P: plastic

CG 61P (The frame which can use Analog PLL)

Pack an pin c	nd	0 20K 40K 60K 80K 100K 120K 140K 160K 180K 200K	Material
	48	16K	Р
	64	88K	Р
	80	188K	Р
LQFP	100	188K	Р
LQFP	120	188K	Р
	144		Р
	176		Р
	208	188K	Р
050	240	188K	Р
QFP	256	188K	Р

P: plastic

CG47 Series

Features

High integration : Maximum 55,000 BCs (on chip)

Technology : 0.65 μm Si-gate CMOS, 2-layer metal wiring Gate delay time : 300ps (power type 2-input NAND, standard load)

Supply voltage : $+5 \text{ V} \pm 5\%$, $+3.3 \text{ V} \pm 0.3 \text{ V}$

[Dual power supply] Internal domain: $+3.3 \text{ V} \pm 0.3 \text{ V}$, $+5 \text{ V} \pm 5\%$ (cannot be mixed)

 $I/O: +3.3 \text{ V} \pm 0.3 \text{ V}, +5 \text{ V} \pm 5\%$ (can be mixed)

Interface enabled between dual power sources

Low power consumption enabled by operating internal supply voltage at 3.3V.

Delay time estimation by detailed time equations

Detailed time equations can be used for the estimation of delay time closer to that of actual devices.

Buffer cells for crystal oscillations circuits

Supports separate low frequency (32 kHz), and high frequency (1 to 40MHz) buffers, and oscillator stop function.

Supports output open drain cell and input fail safe cells

Compiled cells include single port RAM, dual port RAM, and FIFO memory.

Note: The type of the RAM that can be used is specified depending on the internal power supply when the RAM is a single-port RAM.

HISCAN (scan circuit automatic generation function)

HISCAN is supported with single power supply, but dual power supply specifications and HISCAN are mutually exclusive

Simple interface

CAD-to-CAD interface uses special language for logic data (FLDL) and test data (FTDL).

Integrated development tools

Number of gates used in each package

The table below lists the available package types and the reference number of gates used.

		1 0	<u>* · </u>	<u> </u>
Package and pin count		0 5K 10K	15K 20K 25K 30	30K 35K 40K 45K 50K
LQFP	48 64 80 100 120 144 176 208	11K	21K	33K 33K 33K 33K 33K
QFP	240			33K

CG46 Series

Features

High integration : Maximum 198,084 BCs (on chip)

Technology : 0.65 μm Si-gate CMOS, 2-layer metal wiring

Basic circuit (basic cell) : 2-input NAND/2-input NOR gates

Input level : TTL/CMOS level mixable

Supply voltage : $+5 \text{ V} \pm 5\%$

 $+3.3 V \pm 0.3 V$ (optional)

Gate delay time : Standard gate tpd = 360 ps (2-input NAND, standard load) Power gate tpd = 300 ps (2-input NAND, standard load)

Operating temperature : 0 to +70°C

High-load driving capability : $I_{OL} = 3.2 \text{ mA/8 mA/12 mA/24 mA}$ mixable

Output buffer cells with noise reduction circuits

On-chip input pull-up/pull-down resistors (Typ. 50 k Ω)

Buffer cells for crystal oscillations circuits

Configurable internal bus circuits

RAM and FIFO memory allowing arbitrary bit/word configuration

Clock skew reduction layout design technique (CDDM) employed to minimize circuit modification after layout, reducing the period of time for development

Delailed RC delay calculation minimized timing trouble after trial manufacture.

Supports ATG (Automatic Test Generation) based on scan design

Supports HISCAN (automatic scan generation)

Simplified interface: CAD-to-CAD interface uses special language for logic data (FLDL) and test data (FTDL).

Integrated development tools

Number of gates used in each package


The table below lists the available package types and the reference number of gates used.

Package and pin count		Number of gates used (BC)			
		0 10K 20K 30K 40K 50K 60K 70K 80K 90K 100K			
LQFP	48 64 80 100	10K 42K 65K			
LQII	120 144 176 208	50K 50K 50K			
QFP	208 240	50K 50K			

Package Line-up

■ Package Line-up

The packages are classified as follows, according to form, material, and the mounting methods for which they are suited.



Package Line-up

Name of package	Description	Lead pitch (mm)	
PGA	Pin Grid Array Package	1.27/2.54	
SOP	Small Outline Package (straight lead) Small Outline L-Leaded Package	1.27	
SOL*2	Small Outline L-Leaded Package (JEDEC*1)	1.27	
SSOP	Shrink Small Outline L-Leaded Package	0.65/0.80/1.00	
TSOP (I)	Thin Small Outline L-Leaded Package (I)	0.50/0.55/0.60	
TSOP (II)	Thin Small Outline L-Leaded Package (II)	0.50/0.80/1.00/1.27	
SON	Small Outline Non-Leaded Package	0.50/1.00	
QFP	Quad Flat Package (straight lead) Quad Flat L-Leaded Package	0.40/0.50/0.65/0.80/1.00	
LQFP*2	Low-Profile Quad Flat L-Leaded Package	0.40/0.50/0.65/0.80	
TQFP	Thin Quad Flat L-Leaded Package	0.40/0.50	
HQFP	QFP with Heat Sink	0.40/0.50/0.65	
LCC*2	Leadless Chip Carrier	1.040/4.07	
QFN	Quad Flat Non-Leaded Package	1.016/1.27	
BGA	Ball Grid Array	1.27/1.0	
FBGA	Fine pitch Ball Grid Array	0.8/0.75/0.65/0.5	
DTP	Dual Tape Carrier Package	_	
QTP	Quad Tape Carrier Package	_	

^{*1:} Joint Electron Device Engineering Council

^{*2:} Package name used by Fujitsu Microelectronics

Index

Part number	Page	Document Code
CE61 series	78	-
CE66 series	76	-
CE71 series	74	-
CE77 series	72	DS06-20112-2E
CE81 series	71	DS06-20110-5E
CG46 series	83	-
CG47 series	82	-
CG61 series	80	-
CS101 series	65	DS06-20210-3E
CS201 series	64	DS06-20211-2E
CS302 series	64	-
CS66 series	69	-
CS81 series	68	DS06-20206-5E
CS86 series	67	DS06-20209-3E
CS91 series	66	DS06-20208-3E
FAR-D5GA-881M50-D1AA	10	-
FAR-D5GC-911M50-D1CA	10	-
FAR-D5GD-942M50-D1DF	10	_
FAR-D5GF-881M50-D1FB	10	-
FAR-D5GK-942M50-D1KF	10	_
FAR-D5JB-881M50-D3AA	10	-
FAR-D6GQ-1G9600-D1QBQ	10	_
FAR-D6GZ-1G9600-D1ZA	10	_
FAR-F4SE-35M230-A013	18	_
FAR-F4SE-36M000-A005	18	_
FAR-F4SE-36M125-A001	18	-
FAR-F4SE-36M125-H0E5	18	_
FAR-F4SE-36M125-H0E7	18	_
FAR-F4SE-36M125-H0E8	18	_
FAR-F4SE-43M750-A006	18	_
FAR-F4SE-43M750-H0AB	18	-
FAR-F4SE-44M000-A011	18	_
FAR-F4SE-44M000-H0A1	18	_
FAR-F4SE-44M000-H0A2	18	_
FAR-F4SE-44M000-H0A3	18	_
FAR-F4SE-44M000-H0A4	18	_
FAR-F4SE-44M000-H0A6	18	_
FAR-F4SE-44M000-H0A8	18	_
FAR-F4SE-44M000-H0A9	18	_
FAR-F4SE-44M000-H0AA	18	_
FAR-F4SE-44M000-H0AG	18	_
FAR-F4SE-44M000-H0AH	18	_
FAR-F4SE-47M250-H0AC	18	_
FAR-F4SE-57M000-H0J3	18	_
FAR-F4SE-57M000-H0J6	18	_
FAR-F4SE-57M000-H0J9	18	_
FAR-F4SE-57M000-H0JC	18	_
FAR-F5KA-836M50-D4CM	12	_
FAR-F5KA-836M50-D4DF	12	_
FAR-F5KA-881M50-D4DB	12	_
FAR-F5KA-897M50-D4DC	12	_
FAR-F5KA-942M50-D4DD	12	_
FAR-F5KB-836M50-B4EG	12	
FAR-F5KB-836M50-B4EG FAR-F5KB-836M50-B4ER	12	
FAR-F5KB-881M50-B4EA	12	
I ALE: UND-00 HVIDU-D4EA	14	-

Part number	Page	Document Code
FAR-F5KB-881M50-B4ED	12	-
FAR-F5KB-881M50-B4EJ	12	-
FAR-F5KB-942M50-B4EB	12	-
FAR-F6KA-1G5754-L4AA	12	-
FAR-F6KA-1G5754-L4AB	12	-
FAR-F6KA-1G5754-L4AJ	12	-
FAR-F6KA-1G7475-D4CY	12	-
FAR-F6KA-1G7675-D4CT	12	-
FAR-F6KA-1G8425-D4CK	12	-
FAR-F6KA-1G8625-D4DH	12	-
FAR-F6KA-1G8800-L4AF	12	-
FAR-F6KA-1G9500-D4DG	12	-
FAR-F6KA-1G9600-D4CR	12	-
FAR-F6KA-1G9600-D4DQ	12	-
FAR-F6KA-2G0175-D4DR	12	-
FAR-F6KA-2G1400-D4CG	12	-
FAR-F6KA-2G4418-A4VA	12	-
FAR-F6KA-2G4418-D4CU	12	-
FAR-F6KB-1G5754-B4GE	12	-
FAR-F6KB-1G5754-B4GU	12	-
FAR-F6KB-1G7675-B4GF	12	-
FAR-F6KB-1G8425-B4GA	12	-
FAR-F6KB-1G8625-B4GG	12	-
FAR-F6KB-1G8625-B4GT	12	-
FAR-F6KB-1G9500-B4GJ	12	-
FAR-F6KB-1G9600-B4GB	12	-
FAR-F6KB-1G9600-B4GP	12	_
FAR-F6KB-2G1400-B4GC	12	_
FAR-F6KB-2G4418-B4GL	12	_
FAR-G5KG-942M50-Y4SD	12	_
FAR-G5KK-911M50-D4KE	12	_
FAR-G5KL-911M50-D4XC	12	_
FAR-G6KE-1G9600-Y4LY	12	_
FAR-G6KG-1G8425-Y4SA	12	_
FAR-G6KG-1G9500-Y4PG	12	_
FAR-G6KG-1G9600-Y4PB	12	_
FAR-G6KG-1G9600-Y4SC	12	-
FAR-G6KG-2G1400-Y4SH	12	-
FAR-K4SH-36M000-L0E1	18	-
FAR-K4SH-36M125-F001	18	-
	4	DS04-21359-4E
MB15E03SL	4	
MB15E05SL		DS04-21360-4E DS04-21377-1E
MB15E05SR MB15E06SR	4	
	4	DS04-21379-1E
MB15E07SL	4	DS04-21358-4E
MB15E07SR	4	DS04-21378-2E
MB15E64UV	8	-
MB15E65UV	8	D004 01061 0F
MB15F07SL	6	DS04-21361-3E
MB15F63UL	8	DS04-21382-1E
MB15F72UL	6	DS04-21367-1E
MB15F72UV	6	DS04-21375-2E
MB15F73UL	6	DS04-21368-1E
MB15F73UV	6	DS04-21376-2E
MB15F74UL	6	DS04-21374-1E

MB15F74UV 6 MB15F76UL 6 MB15F78UL 6 MB15H121 8 MB3759 22 MB3761 32 MB3763 34 MB3769A 22 MB3771 32 MB3773 32	DS04-21381-1E DS04-21373-1E DS04-21369-1E - DS04-27200-9E DS04-27300-4E DS04-29101-5E DS04-27202-6E
MB15F78UL 6 MB15H121 8 MB3759 22 MB3761 32 MB3763 34 MB3769A 22 MB3771 32	DS04-21369-1E - DS04-27200-9E DS04-27300-4E DS04-29101-5E
MB15H121 8 MB3759 22 MB3761 32 MB3763 34 MB3769A 22 MB3771 32	DS04-27200-9E DS04-27300-4E DS04-29101-5E
MB3759 22 MB3761 32 MB3763 34 MB3769A 22 MB3771 32	DS04-27300-4E DS04-29101-5E
MB3761 32 MB3763 34 MB3769A 22 MB3771 32	DS04-27300-4E DS04-29101-5E
MB3763 34 MB3769A 22 MB3771 32	DS04-29101-5E
MB3769A 22 MB3771 32	
MB3771 32	DS04-27202-6E
MB3773 39	DS04-27400-11E
טו וטבוויו טב	DS04-27401-8E
MB3775 22	DS04-27204-5E
MB3778 22	DS04-27203-8E
MB3789A 22	DS04-27268-1E
MB3793-27A 32	DS04-27404-3E
MB3793-28A 32	-
MB3793-30A 32	DS04-27406-5E
MB3793-34A 32	- 50 . 2. 100 02
MB3793-37A 32	DS04-27403-4E
MB3793-42 32	DS04-27402-5E
MB3793-45 32	DS04-27405-2E
MB3800 22	DS04-27212-4E
MB3817 22	DS04-27216-4E
MB3825A 26	DS04-27210-4E
	DS04-2720-3E
	DS04-27603-2E
MB3842 32	DS04-27604-2E
MB3845 32	DS04-27604-2E
MB3863 34	DS04-29104-3E
MB3874 28	DS04-27704-3E
MB3875 28	DS04-27703-4E
MB3876 28	DS04-27704-3E
MB3877 28	DS04-27703-4E
MB3878 30	DS04-27706-2E
MB3879 28	DS04-27708-2E
MB3881 26	DS04-27224-2E
MB3882 22	DS04-27226-2E
MB3883 26	DS04-27225-4E
MB3885 22	DS04-27227-2E
MB3887 30	DS04-27709-6E
MB3888 30	DS04-27710-2E
MB3889 22	DS04-27229-2E
MB39A102 26	DS04-27232-3E
MB39A103 26	DS04-27230-3E
MB39A104 22	DS04-27231-5E
MB39A106 22	DS04-27235-2E
MB39A108 26	DS04-27237-2E
MB39A110 26	DS04-27236-3E
MB39A112 24	DS04-27239-1E
MB39A113 30	DS04-27240-1E
MB39A114 28	DS04-27241-1E
MB39A115 26	DS04-27242-1E
MB39A116A 22	-
MB39A119 30	DS04-27247-3E
MB39A123 26	DS04-27257-2E
MB39A125 30	DS04-27248-1E

	Part number	Page	Document Code
	MB39A126	28	DS04-27248-1E
	MB39A130A	22	DS04-27269-1E
	MB39A132	30	DS04-27265-3E
	MB39A134	30	DS04-27264-2E
	MB39A135	22	DS04-27263-2E
	MB39A136	22	DS04-27262-2E
	MB39A138	22	DS04-27270-1E
	MB39C006A	24	DS04-27245-2E
	MB39C007	24	DS04-27246-2E
	MB39C011A	22	DS04-27260-2E
	MB39C014	24	DS04-27253-3E
	MB39C015	24	DS04-27254-2E
0	MB39C022G	24	DS04-27271-1E
0	MB39C022J	24	DS04-27271-1E
0	MB39C022L	24	DS04-27271-1E
Ō	MB39C022N	24	DS04-27271-1E
	MB39C308	30	DS04-27261-6E
	MB39C313	32	DS04-27267-1E
0	MB39C313A	32	<u>-</u>
	MB39C316	24	DS04-27266-2E
	MB81EDS253245	48	NP05-11457-1E
	MB81EDS256445	48	DS05-11456-1E
	MB81EDS256545 *6	48	DS05-11455-1E
	MB81EDS516445	48	NP05-11464-1E
	MB81EDS516545 *6	48	DS05-11463-1E
	MB81ES171625-12	48	DS05-11407-3E
	MB81ES171625-15	48	DS05-11407-3E
	MB81ES171625-15-X *3	48	DS05-11408-3E
	MB81ES173225-12	48	DS05-11407-3E
	MB81ES173225-15	48	DS05-11407-3E
	MB81ES173225-15-X *3	48	DS05-11408-3E
	MB81ES253245	48	-
	MB81ES256445	48	NP05-11458-1E
*	MB82D01181E-60L	62	-
*	MB82DBS02163C-70L	62	-
*	MB82DBS02163E-70L	62	NP05-11450-2E
	MB82DBS02163F-70L	46	DS05-11462-1E
*	MB82DBS04163C-70L	62	-
*	MB82DBS04163D-70L	62	-
*	MB82DBS04164E-70L	62	DS05-11448-2E
*	MB82DBS04314C-70L	62	-
*	MB82DBS08164C-70L	62	-
	MB82DBS08164D-70L	46	DS05-11454-1E
*	MB82DP02183C-65L	62	_
*	MB82DP02183E-65L	62	-
	MB82DP02183F-65L	46	DS05-11460-1E
*	MB82DP04183C-65L	62	-
*	MB82DP04183D-65L	62	-
*	MB82DP04184E-65L	62	DS05-11447-3E
*	MB82DS01181E-70L	62	-
	MB85R1001	50	DS05-13103-7E
	MB85R1002	50	DS05-13104-5E
	MB85R256H	50	DS05-13106-5E
	MB85RS256	50	DS05-13105-3E
	MB86434	2, 14	DS04-23003-1E
	O : New product *· Pro		


Index

Part number	Page	Document Code
MB86435	2	DS04-23004-1E
MB86437	2	DS04-23005-3E
MB86667	20	-
MB86668	20	-
MB86967	14	-
MB86977	14	DS04-22114-1E
MB86978	14	-
MB86A20S	20	_
MB86A21	20	_
MB86A27S	20	_
MB86A27T	20	-
MB86H01BA	20	_
MB86H01BB	20	-
MB86H52	20	-
MB86H55	20	-
MB86H56	20	-
MB86H57	20	-
MB86H58	20	-
MB86H60	20	-
MB88101A	36	DS04-13105-3E
MB88111	36	DS04-13106-2E
MB88141	36	DS04-13211-3E
MB88141A	36	DS04-13213-1E
MB88146A	36	DS04-13513-1E
MB88151A-100	40	DS04-29127-3E
MB88151A-101	40	DS04-29127-3E
MB88151A-200	40	DS04-29127-3E
MB88151A-201	40	DS04-29127-3E
MB88151A-400	40	DS04-29127-3E
MB88151A-401	40	DS04-29127-3E
MB88151A-500	40	DS04-29127-3E
MB88151A-501	40	DS04-29127-3E
MB88151A-800	40	DS04-29127-3E
MB88151A-801	40	DS04-29127-3E
MB88152A-100	40	DS04-29125-3E
MB88152A-101	40	DS04-29125-3E
MB88152A-102	40	DS04-29125-3E
MB88152A-110	40	DS04-29125-3E
MB88152A-111	40	DS04-29125-3E
MB88152A-112	40	DS04-29125-3E
MB88153A-100	40	DS04-29128-1E
MB88153A-101	40	DS04-29128-1E
MB88153A-110	40	DS04-29128-1E
MB88153A-111	40	DS04-29128-1E
MB88154A-101	40	DS04-29129-2E
MB88154A-102	40	DS04-29129-2E
MB88154A-103	40	DS04-29129-2E
MB88154A-111	40	DS04-29129-2E
MB88154A-112	40	DS04-29129-2E
MB88154A-113	40	DS04-29129-2E
MB88155-100	42	DS04-29119-2E
MB88155-101	42	DS04-29119-2E
MB88155-102	42	DS04-29119-2E
MB88155-103	42	DS04-29119-2E
MB88155-110	42	DS04-29119-2E

	Part number	Page	Document Code
	MB88155-111	42	DS04-29119-2E
	MB88155-112	42	DS04-29119-2E
	MB88155-113	42	DS04-29119-2E
	MB88155-400	42	DS04-29119-2E
	MB88155-402	42	DS04-29119-2E
	MB88155-410	42	DS04-29119-2E
	MB88155-412	42	DS04-29119-2E
	MB88161	42	DS04-29121-1E
	MB88162	42	DS04-29122-1E
	MB88163	42	DS04-29137-1E
	MB88181	42	DS04-29130-1E
	MB88182	42	-
	MB88345	36	DS04-13508-2E
	MB88346B	36	DS04-13501-3E
	MB88346L	36	DS04-13511-3E
	MB88347	36	DS04-13506-3E
	MB88347L	36	DS04-13512-2E
0	MB88R157A	40	-
0	MB89R118B	34	DS04-33105-1E
	MB89R119	34	DS04-33102-3E
	MB90050	16	DS04-28829-2E
	MB90092	16	DS04-28824-3E
	MB90096	16	DS04-28826-5E
	MB90097	16	DS04-28825-5E
	MB90097 MB90098A	16	DS04-28827-1E
	MB90098A MB90099	16	DS04-28828-3E
		_	
*	MSC1007	38	DS04-29131-1E
*	S25FL008A	62	-
*	S25FL016A	62	-
	S25FL032A	62	-
	S25FL032P	60	-
*	S25FL040A	62	-
*	S25FL064A	62	-
	S25FL064P	60	-
	S25FL128P	60	-
	S25FL129P	60	-
*	S29AL004D	62	-
	S29AL008J55	54	-
	S29AL008J70	54	-
	S29AL016J55	54	-
	S29AL016J70	54	-
	S29AL032D70	54	-
	S29AL032D90	54	-
	S29AS008J70	52	-
	S29AS016J70	52	-
	S29GL01GP11	56	-
	S29GL01GP12	56	-
	S29GL01GP13	56	-
	S29GL01GR11	56	-
	S29GL032N90	56	-
	S29GL064N90	56	-
	S29GL128P10	56	-
	S29GL128P11	56	-
	S29GL128P90	56	-

① : Under development, *: Products scheduled to be out of production

Part number	Page	Document Code
S29GL256P11	56	-
S29GL256P90	56	-
S29GL512P10	56	-
S29GL512P11	56	-
S29GL512P12	56	-
S29GL512R10	56	-
S29JL032H70	54	-
S29JL032H90	54	-
S29JL064H70	54	-
S29JL064H90	54	-
S29PL032J55	54	-
S29PL032J60	54	-
S29PL032J65	54	-
S29PL032J70	54	-
S29PL064J55	54	-
S29PL064J60	54	-
S29PL064J65	54	-
S29PL064J70	54	-
S29PL127J55	54	-
S29PL127J60	54	-
S29PL127J65	54	-
S29PL127J70	54	-
S29WS128P0LBxW	58	-
S29WS128P0PBxW	58	-
S29WS128P0SBxW	58	-
S29WS128PABBxW	58	-
S29WS256P0LBxW	58	-
S29WS256P0PBxW	58	-
S29WS256P0SBxW	58	-
S29WS256PABBxW	58	-
S29WS512P0LBxW	58	-
S29WS512P0PBxW	58	-
S29WS512P0SBxW	58	-
S29WS512PABBxW	58	-
SBF0402GPL	18	-
SBF0402JPL	18	-
SBF0407BPL	18	-
SBF0408KPL	18	-
SBF0408LPL	18	-
SBSF03AAPL	18	-
SBSF03ABPL	18	-
T021 series	10	-
T031 series	10	-
V08 series	10	_
V09 series	10	_
V10x series	10	-
VC-90 series	10	-
	_	



FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3329 http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm.3102, Bund Center, No.222 Yan An Road(E), Shanghai 200002, China Tel: +86-21-6146-3688 Fax: +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269

http://cn.fujitsu.com/fmc/en/

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.