

# 3.3-V DUAL-PLL MULTICLOCK GENERATOR

Check for Samples: PLL1707-Q1

#### **FEATURES**

- Qualified for Automotive Applications
- 27-MHz Master Clock Input
- Generated Audio System Clock
  - SCKO0:  $768 f_S (f_S = 44.1 \text{ kHz})$
  - SCKO1: 768  $f_S$ , 512  $f_S$  ( $f_S = 48 \text{ kHz}$ )
  - SCKO2: 256 f<sub>S</sub> (f<sub>S</sub> = 32, 44.1, 48, 64, 88.2, 96 kHz)
  - SCKO3: 384 f<sub>S</sub> (f<sub>S</sub> = 32, 44.1, 48, 64, 88.2, 96 kHz)
- Zero PPM Error Output Clocks
- Low Clock Jitter: 50 ps (Typical)
- Multiple Sampling Frequencies: f<sub>S</sub> = 32, 44.1, 48, 64, 88.2, 96 kHz

- 3.3-V Single Power Supply
- Parallel Control
- Package: 20-Pin SSOP (150 mil), Lead-Free Product


#### **APPLICATIONS**

- HDD + DVD Recorders
- DVD Recorders
- HDD Recorders
- DVD Players
- DVD Add-On Cards for Multimedia PCs
- Digital HDTV Systems
- Set-Top Boxes

#### DESCRIPTION

The PLL1707 is a low-cost phase-locked loop (PLL) multiclock generator. The PLL1707 can generate four system clocks from a 27-MHz reference input frequency. The clock outputs of the PLL1707 can be controlled by sampling frequency-control pins. The device gives customers both cost and space savings by eliminating external components and enables customers to achieve the very low-jitter performance needed for high performance audio DACs and/or ADCs. The PLL1707 is ideal for MPEG-2 applications that use a 27-MHz master clock such as DVD recorders, HDD recorders, DVD add-on cards for multimedia PCs, digital HDTV systems, and set-top boxes.

## **FUNCTIONAL BLOCK DIAGRAM**





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ORDERING INFORMATION(1)

| T <sub>A</sub> | PACK       | AGE <sup>(2)</sup> | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|------------|--------------------|-----------------------|------------------|
| -40°C to 85°C  | SSOP - DBQ | Reel of 2500       | PLL1707IDBQRQ1        | PLL1707I         |

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

#### ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

| $V_{CC}$         | Supply voltage: V <sub>DD</sub> 1-V <sub>DD</sub> 3             | 4 V                                 |
|------------------|---|-------------------------------------|
| $\Delta V_{CC}$  | Supply voltage differences: V <sub>DD</sub> 1-V <sub>DD</sub> 3 | ±0.1 V                              |
|                  | Ground voltage differences: AGND, DGND1-DGND3                   | ±0.1 V                              |
| $V_{I}$          | Digital input voltage: FS1, FS2, SR, CSEL                       | -0.3 V to (V <sub>DD</sub> + 0.3) V |
| $V_{I}$          | Analog input voltage, XT1, XT2                                  | -0.3 V to (V <sub>CC</sub> + 0.3) V |
| I <sub>I</sub>   | Input current (any pins except supplies)                        | ±10 mA                              |
| $T_A$            | Ambient temperature range                                       | -40°C to 85°C                       |
| T <sub>stg</sub> | Storage temperature   | -55°C to 150°C                      |
| $T_{J}$          | Junction temperature  | 150°C                               |

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $T_A = 25$ °C,  $V_{DD}1-V_{DD}3$  (=  $V_{DD}$ ) =  $V_{CC} = 3.3$  V,  $f_M = 27$  MHz, crystal oscillation,  $f_S = 48$  kHz (unless otherwise noted)

|                 | PARAMETER                            | TEST CONDITIONS         | MIN                   | TYP          | MAX                 | UNIT  |
|-----------------|--------------------------------------|-------------------------|-----------------------|--------------|---------------------|-------|
| DIGITAL         | L INPUT/OUTPUT                       |                         |                       |              |                     |       |
|                 | Logic input                          |                         | CMOS                  | 6 compatible | е                   |       |
| V <sub>IH</sub> | Input logic level (1)                |                         | 0.7 V <sub>DD</sub>   |              | 3.6                 | Vdc   |
| V <sub>IL</sub> | Input logic level (*)                |                         |                       |              | 0.3 V <sub>DD</sub> | vac   |
| I <sub>IH</sub> | Innut Innin(1)                       | $V_{IN} = V_{DD}$       |                       | 65           | 100                 |       |
| I <sub>IL</sub> | Input logic current <sup>(1)</sup>   | $V_{IN} = 0 V$          |                       |              | ±10                 | μA    |
|                 | Logic output                         |                         |                       | CMOS         |                     |       |
| V <sub>OH</sub> | Output logic level <sup>(2)(3)</sup> | I <sub>OH</sub> = -4 mA | V <sub>DD</sub> - 0.4 |              |                     | Vdc   |
| $V_{OL}$        | Output logic level (=/(=/            | I <sub>OL</sub> = 4 mA  |                       |              | 0.4                 | Vdc   |
| 1               |                                      | Standard f <sub>S</sub> | 32                    | 44.1         | 48                  | 1.11= |
|                 | Sampling frequency                   | Double f <sub>S</sub>   | 64                    | 88.2         | 96                  | kHz   |

- (1) Pins 5, 6, 7, 12: FS1, FS2, SR, CSEL (Schmitt-trigger input with internal pulldown, 3.3-V tolerant)
- (2) Pins 2, 3, 14, 15, 18, 19: SCKO2, SCKO3, MCKO1, MCKO2, SCKO0, SCKO1
- (3) Not production tested



## **ELECTRICAL CHARACTERISTICS (continued)**


 $T_A = 25^{\circ}C$ ,  $V_{DD}1-V_{DD}3$  (=  $V_{DD}$ ) =  $V_{CC}$  = 3.3 V,  $f_M$  = 27 MHz, crystal oscillation,  $f_S$  = 48 kHz (unless otherwise noted)

|                                   | PARAMETER                                    | TEST CONDITIONS  | MIN                 | TYP     | MAX                 | UNIT |
|-----------------------------------|--|--|---------------------|---------|---------------------|------|
| MASTER                            | CLOCK (MCKO1, MCKO2) (f <sub>M</sub> = 27 MH | Hz, C1 = C2 = 15 pF, C <sub>L</sub> = 20 pF on mea         | surement pin)       |         |                     | •    |
|                                   | Master clock frequency                       |  | 26.73               | 27      | 27.27               | MHz  |
| V <sub>IH</sub>                   | 1  |  | 0.7 V <sub>CC</sub> |         |                     | .,   |
| V <sub>IL</sub>                   | Input level (4) (5)                          |  |                     |         | 0.3 V <sub>CC</sub> | V    |
| I <sub>IH</sub>                   | Input current <sup>(4)</sup>                 | $V_{IN} = V_{CC}$  |                     |         | ±10                 |      |
| I <sub>IL</sub>                   | Input current(1)                             | V <sub>IN</sub> = 0 V                                      |                     |         | ±10                 | μA   |
|                                   | Output voltage <sup>(6)</sup>                |  |                     | 3.5     |                     | Vp-p |
|                                   | Output rise time                             | 20% to 80% of V <sub>DD</sub>                              |                     | 2       |                     | ns   |
|                                   | Output fall time                             | 80% to 20% of V <sub>DD</sub>                              |                     | 2       |                     | ns   |
|                                   | Duty avala                                   | For crystal oscillation                                    | 45                  | 51      | 55                  | %    |
|                                   | Duty cycle                                   | For external clock   |                     | 50      |                     |      |
|                                   | Clock jitter <sup>(7)</sup>                  |  |                     | 50      |                     | ps   |
|                                   | Power-up time <sup>(8)</sup>                 |  |                     | 0.5     | 1.5                 | ms   |
| PLL AC C                          | HARACTERISTICS (SCKO0-SCKO3)                 | $(f_M = 27 \text{ MHz}, C_L = 20 \text{ pF on measureme})$ | ent pin)            |         |                     |      |
| SCK00                             |  | Fixed  |                     | 33.8688 |                     |      |
| SCKO1                             | Output system clock frequency (9)            | Selectable for 48 kHz                                      | 24.576              |         | 36.864              | MHz  |
| SCKO2                             | Output system clock frequency                | 256 f <sub>S</sub>   | 8.192               | 12.288  | 24.576              |      |
| SCKO3                             |  | 384 f <sub>S</sub>   | 12.288              | 18.432  | 36.864              |      |
|                                   | Output rise time                             | 20% to 80% of V <sub>DD</sub>                              |                     | 2       |                     | ns   |
|                                   | Output fall time                             | 80% to 20% of V <sub>DD</sub>                              |                     | 2       |                     | ns   |
|                                   | Output duty cycle                            |  | 45                  | 50      | 55                  | %    |
|                                   | Output clock jitter <sup>(7)(5)</sup>        | SCKO0, SCKO1   |                     | 58      | 100                 | ps   |
|                                   | Output clock Jitter (7)                      | SCKO2, SCKO3   |                     | 50      | 100                 | ps   |
|                                   | Frequency settling time (10)                 | To stated output frequency                                 |                     | 50      | 150                 | ns   |
|                                   | Power-up time <sup>(11)</sup>                | To stated output frequency                                 |                     | 3       | 6                   | ms   |
| POWER S                           | SUPPLY                                       |  |                     |         |                     |      |
| $V_{CC}, V_{DD}$                  | Supply voltage                               |  | 2.7                 | 3.3     | 3.6                 | V    |
| I <sub>DD</sub> + I <sub>CC</sub> | Supply current <sup>(12)</sup>               | $V_{DD} = V_{CC} = 3.3 \text{ V}, f_{S} = 48 \text{ kHz}$  |                     | 19      | 35                  | mA   |
|                                   | Power dissipation                            | $V_{DD} = V_{CC} = 3.3 \text{ V}, f_{S} = 48 \text{ kHz}$  |                     | 63      | 130                 | mW   |
| TEMPERA                           | ATURE  |  |                     |         |                     |      |
|                                   | Operating temperature                        |  | -40                 |         | 85                  | °C   |
| $\theta_{JA}$                     | Thermal resistance                           |  |                     | 150     |                     | °C/W |

- (4) Pin 10: XT1
- Not production tested
- Pin 11: XT2
- Jitter performance is specified as standard deviation of jitter for 27-MHz crystal oscillation and default SCKO frequency setting. Jitter performance varies with master clock mode, SCKO frequency setting and load capacitance on each clock output.
- The delay time from power on to oscillation
- (9) The MIN and MAX values are the low and high selectable frequencies based on frequency (f<sub>S</sub>) selected (see Table 2 through Table 4)
- (10) The settling time when the sampling frequency is changed
- (11) The delay time from power on to lockup
- (12) f<sub>M</sub> = 27-MHz crystal oscillation, no load on MCKO1, MCKO2, SCKO0, SCKO1, SCKO2, SCKO3. Power supply current varies with sampling frequency selection and load condition.

Copyright © 2010-2011, Texas Instruments Incorporated





## **TERMINAL FUNCTIONS**

| TERMINA  | L   | 1/0 | DECCRIPTION   |  |
|----------|-----|-----|---|--|
| NAME     | NO. | 1/0 | DESCRIPTION   |  |
| AGND     | 9   | -   | Analog ground   |  |
| CSEL     | 12  | I   | SCKO1 frequency selection control(1)                                  |  |
| DGND1    | 4   | -   | Digital ground 1  |  |
| DGND2    | 16  | -   | Digital ground 2  |  |
| DGND3    | 17  | -   | Digital ground 3  |  |
| FS1      | 5   | I   | Sampling frequency group control 1(1)                                 |  |
| FS2      | 6   | I   | Sampling frequency group control 2(1)                                 |  |
| MCKO1    | 14  | 0   | 27-MHz master clock output 1  |  |
| MCKO2    | 15  | 0   | 27-MHz master clock output 2  |  |
| SCKO0    | 18  | 0   | System clock output 0 (33.8688 MHz fixed)                             |  |
| SCKO1    | 19  | 0   | System clock output 1 (selectable for 48 kHz)                         |  |
| SCKO2    | 2   | 0   | System clock output 2 (256 f <sub>S</sub> selectable)                 |  |
| SCKO3    | 3   | 0   | System clock output 3 (384 f <sub>S</sub> selectable)                 |  |
| SR       | 7   | 1   | Sampling rate control(1)  |  |
| $V_{CC}$ | 8   | -   | Analog power supply, 3.3 V  |  |
| VDD1     | 1   | -   | Digital power supply 1, 3.3 V   |  |
| VDD2     | 13  | -   | Digital power supply 2, 3.3 V   |  |
| VDD3     | 20  | -   | Digital power supply 3, 3.3 V   |  |
| XT1      | 10  | I   | 27-MHz crystal oscillator, or external clock input                    |  |
| XT2      | 11  | 0   | 27-MHz crystal oscillator, must be OPEN for external clock input mode |  |



#### TYPICAL PERFORMANCE CURVES

All specifications at  $T_A = 25$ °C,  $V_{DD}1-3$  (=  $V_{DD}$ ) =  $V_{CC} = +3.3$  V,  $f_M = 27$  MHz, crystal oscillation, C1, C2 = 15 pF, default frequency (33.8688 MHz for SCKO0, 36.864 MHz for SCKO1, 256  $f_S$  and 384  $f_S$  of 48 kHz for SCKO2 and SCKO3),  $C_L = 20$  pF on measurement pin, unless otherwise noted.





Figure 3.

Figure 4.



## **TYPICAL PERFORMANCE CURVES (continued)**

All specifications at  $T_A$  = 25°C,  $V_{DD}$ 1-3 (=  $V_{DD}$ ) =  $V_{CC}$  = +3.3 V,  $f_M$  = 27 MHz, crystal oscillation, C1, C2 = 15 pF, default frequency (33.8688 MHz for SCKO0, 36.864 MHz for SCKO1, 256  $f_S$  and 384  $f_S$  of 48 kHz for SCKO2 and SCKO3),  $C_L$  = 20 pF on measurement pin, unless otherwise noted.






Figure 6.



#### THEORY OF OPERATION

#### **Master Clock and System Clock Output**

The PLL1707 consists of a dual PLL clock and master clock generator which generates four system clocks and two buffered 27-MHz clocks from a 27-MHz master clock. Figure 7 shows the block diagram of the PLL1707. The PLL is designed to accept a 27-MHz master clock.




Figure 7. Block Diagram

The master clock can be either a crystal oscillator placed between XT1 (pin 10) and XT2 (pin 11), or an external input to XT1. If an external master clock is used, XT2 must be open. Figure 8 illustrates possible system clock connection options, and Figure 9 illustrates the 27-MHz master clock timing requirement.






Figure 8. Master Clock Generator Connection Diagram




Figure 9. External Master Clock Timing Requirements

**Table 1. External Master Clock Timing Requirements** 

| DESCRIPTION                      | SYMBOL              | MIN | MAX | UNIT |
|----------------------------------|---------------------|-----|-----|------|
| Master clock pulse duration HIGH | t <sub>(XT1H)</sub> | 10  |     | ns   |
| Master clock pulse duration LOW  | t <sub>(XT1L)</sub> | 10  |     | ns   |

The PLL1707 provides a very low-jitter high-accuracy clock. SCKO0 outputs a fixed 33.8688-MHz clock, SCKO1 outputs 512  $f_S$  or 768  $f_S$  ( $f_S = 48$  kHz), which is selected by hardware or software control (see Table 2). The output frequency of the remaining clocks is determined by the sampling frequency ( $f_S$ ) under hardware or software control. SCKO2 and SCKO3 output 256-fS and 384-fS system clocks, respectively. Table 3 shows each sampling frequency which can be programmed. The system clock output frequencies for programmed sampling frequencies are shown in Table 4.

Table 2. Generated System Clock SCKO1 Frequency

| f <sub>S</sub>     | SCKO1 FREQUENCY |
|--------------------|-----------------|
| 512 f <sub>S</sub> | 24.576 MHz      |
| 768 f <sub>S</sub> | 36.864 MHz      |

**Table 3. Sampling Frequencies** 

| SAMPLING RATE                 | SAMPLIN | G FREQUE | NCY (kHz) |
|-------------------------------|---------|----------|-----------|
| Standard sampling frequencies | 32      | 44.1     | 48        |
| Double sampling frequencies   | 64      | 88.2     | 96        |



| Table 4. Sampling Frequencies and System Clock Output Frequencies |
|---|
|---|

| SAMPLING<br>FREQUENCY (kHz) | SAMPLING RATE | 256 f <sub>S</sub> SCKO2 (MHZ) | 384 f <sub>S</sub> SCKO3 (MHZ) |
|-----------------------------|---------------|--------------------------------|--------------------------------|
| 32                          | Standard      | 8.192                          | 12.288                         |
| 44.1                        | Standard      | 11.2896                        | 16.9344                        |
| 48                          | Standard      | 12.288                         | 18.432                         |
| 64                          | Double        | 16.384                         | 24.576                         |
| 88.2                        | Double        | 22.5792                        | 33.8688                        |
| 96                          | Double        | 24.576                         | 36.864                         |

Response time from power on (or applying the clock to XT1) to SCKO settling time is typically 3 ms. Delay time from sampling frequency change to SCKO settling is 300 ns maximum.

The delay time for hardware control to use SR, FS2, FS1, or CSEL is 150 ns maximum. Figure 10 illustrates SCKO transient timing in the PLL1707. Clock transient timing is not synchronized with the SCKOs. External buffers are recommended on all output clocks in order to avoid degrading the jitter performance of the PLL1707.




Figure 10. SCKO Transient Timing

## **Power-On Reset**

The PLL1707 has an internal power-on reset circuit. Throughout the reset period, all clock outputs are enabled with the default settings after power-up time. Initialization by internal power-on reset is done automatically during 1024 master clocks at  $V_{DD} > 2.0 \text{ V}$  (TYP). Power-on reset timing is shown in Figure 11.




Figure 11. Power-On Reset Timing



#### **Functional Control**

The built-in functions of the PLL1707 can be controlled in the parallel mode (hardware mode), which uses SR (pin 7), FS1 (pin 5) and FS2 (pin 6). The selectable functions are shown in Table 5.

**Table 5. Selectable Functions** 

| SELECTABLE FUNCTION                                  | PARALLEL MODE |
|--|---------------|
| Sampling frequency select (32 kHz, 44.1 kHz, 48 kHz) | Yes           |
| Sampling rate select (standard/double)               | Yes           |

## PLL1707 (Parallel Mode)

In the parallel mode, the following functions can be selected:

## **Sampling Frequency Group Select**

The sampling frequency group can be selected by FS1 (pin 5) and FS2 (pin 6).

**Table 6. Sampling Frequency Group Select** 

| FS2 (PIN 6) | FS1 (PIN 5) | SAMPLING<br>FREQUENCY |
|-------------|-------------|-----------------------|
| LOW         | LOW         | 48 kHz                |
| LOW         | HIGH        | 44.1 kHz              |
| HIGH        | LOW         | 32 kHz                |
| HIGH        | HIGH        | Reserved              |

## **Sampling Rate Select**

The sampling rate can be selected by SR (pin 7)

**Table 7. Sampling Rate Select** 

| SR (PIN 7) | SAMPLING RATE |  |  |  |  |
|------------|---------------|--|--|--|--|
| LOW        | Standard      |  |  |  |  |
| HIGH       | Double        |  |  |  |  |

#### System Clock SCKO1 Frequency Select

System clock SCKO1 frequency can be selected by CSEL (pin 12).


Table 8. System Clock SCKO1 Frequency Select

| CSEL (PIN 12) | SCKO1 FREQUENCY |  |  |  |  |
|---------------|-----------------|--|--|--|--|
| LOW           | 36.864 MHz      |  |  |  |  |
| HIGH          | 24.576 MHz      |  |  |  |  |



## **Connection Diagram**

Figure 12 shows the typical connection circuit for the PLL1707. There are four grounds for digital and analog power supplies. However, the use of one common ground connection is recommended to avoid latch-up or other power-supply-related troubles. Power supplies should be bypassed as close as possible to the device.



- A. 0.1-µF ceramic capacitor typical, depending on quality of power supply and pattern layout
- B. 10-µF aluminum electrolytic capacitor typical, depending on quality of power supply and pattern layout
- C. 27-MHz quartz crystal and 10 pF to 33 pF × 2 ceramic capacitors, which generate the appropriate amplitude of oscillation on XT1/XT2
- D. This connection is for PLL1707 (parallel mode)
- E. For good jitter performance, minimize the load capacitance on the clock output. It is recommended to drive the clock outputs through buffers, especially if there are heavy loads on SCKO0 and SCKO1, and to minimize mutual interference by separating them or inserting a guard pattern between them.

Figure 12. Typical Connection Diagram

Product Folder Link(s): PLL1707-Q1



## **MPEG-2 Applications**

Typical applications for the PLL1707 are MPEG-2 based systems such as DVD recorders, HDD recorders, DVD players, DVD add-on cards for multimedia PCs, digital HDTV systems, and set-top boxes. The PLL1707 provides audio system clocks for a CD-DA DSP, DVD DSP, Karaoke DSP, ADC(s), and DAC(s) from a 27-MHz video clock.




Figure 13. Block Diagram of DVD Player Application




Figure 14. Block Diagram of HDD+DVD Recorder Application



24-.lan-2013

#### PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package<br>Drawing |    | Package Qty | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp       | Op Temp (°C) | Top-Side Markings | Samples |
|------------------|--------|--------------|--------------------|----|-------------|----------------------------|------------------|---------------------|--------------|-------------------|---------|
| PLL1707IDBQRQ1   | ACTIVE | SSOP         | DBQ                | 20 | 2000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR | -40 to 125   | PLL1707I          | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF PLL1707-Q1:

Catalog: PLL1707

NOTE: Qualified Version Definitions:






24-Jan-2013

• Catalog - TI's standard catalog product

DBQ (R-PDSO-G20)

# PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AD.



# DBQ (R-PDSO-G20)

# PLASTIC SMALL OUTLINE PACKAGE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>