SPECIFICATION

SPEC. No. A-Open-a D A T E: 2013 Sep.

То

Non-Controlled Copy

CUSTOMER'S PRODUCT NAME

TDK PRODUCT NAME

MULTILAYER CERAMIC CHIP CAPACITORS

CGA Series / Automotive Grade

Open Mode

Please return this specification to TDK representatives.

If orders are placed without returned specification, please allow us to judge that specification is accepted by your side.

RECEIPT CONFIRMATION

DATE: YEAR MONTH DAY

TDK Corporation Sales Electronic Components Sales & Marketing Group TDK-EPC Corporation

Engineering

Ceramic Capacitors Business Group

APPROVED	Person in charge

APPROVED	CHECKED	Person in charge

1. SCOPE

This specification is applicable to chip type multilayer ceramic capacitors with a priority over the other relevant specifications.

Production places defined in this specification shall be TDK-EPC Corporation Japan,

TDK(Suzhou)Co.,Ltd and TDK Components U.S.A. Inc.

EXPLANATORY NOTE:

This specification warrants the quality of the ceramic chip capacitors. The chips should be evaluated or confirmed a state of mounted on your product.


If the use of the chips goes beyond the bounds of the specification, we can not afford to guarantee.

2. CODE CONSTRUCTION

(Example)

(3) 104 125 Catalog Number: M (2) (5) (8) (6) (10)(Web) Item Description: CGA4 104 1H (2) (3) (11)(5) (6) (7) (4) (12)

(1) Type



Please refer to product list for the dimension of each product.

(2) Thickness

* As for dimension tolerance, please contact with our sales representative.

Thickness	Dimension(mm)
F	0.85
J	1.25

(3) Voltage condition in the life test (Max. operating Temp./1000h)

Sign	Condition
2	Rated Voltage x 2

(4) Temperature Characteristics (Details are shown in table 1 No.6 at page 5)



(5) Rated Voltage

Symbol	Rated Voltage	
1 H	DC 50 V	

(6) Rated Capacitance

Stated in three digits and in units of pico farads (pF).

The first and Second digits identify the first and second significant figures of the capacitance, the third digit identifies the multiplier.

R is designated for a decimal point.

Example 104 \rightarrow 100,000 pF

(7) Capacitance tolerance

Symbol	Tolerance
K	± 10 %

- (8) Thickness code (Only Catalog Number)
- (9) Package code (Only Catalog Number)
- (10) Special code (Only Catalog Number)
- (11) Packaging (Only Item Description)

Symbol	Packaging	
В	Bulk	
Т	Taping	

(12) Internal code (Only Item Description)

3. RATED CAPACITANCE AND CAPACITANCE TOLERANCE

3.1 Standard combination of rated capacitance and tolerances

Class	Temperature Characteristics	Capacitance tolerance		Rated capacitance
2	X7R X8R	10uF and under	K (± 10 %)	E – 6 series

3.2 Capacitance Step in E series

E series	Capacitance Step					
E- 6	1.0	1.5	2.2	3.3	4.7	6.8

4. OPERATING TEMPERATURE RANGE

T.C.	Min. operating Temperature	Max. operating Temperature	Reference Temperature
X7R	-55°C	125°C	25°C
X8R	-55°C	150°C	25°C

5. STORING CONDITION AND TERM

5 to 40°C at 20 to 70%RH

6 months Max.

6. INDUSTRIAL WASTE DISPOSAL

Dispose this product as industrial waste in accordance with the Industrial Waste Law.

8. PERFORMANCE

table 1

Item	Performance	Test or inspection method
External Appearance	No defects which may affect performance.	Inspect with magnifying glass (3×)
Insulation Resistance	10,000MΩ or 500MΩ·μF min. whichever smaller.	Apply rated voltage for 60s.
Voltage Proof	Withstand test voltage without insulation breakdown or other	Class Apply voltage
	damage.	Class2 2.5 × rated voltage
		Above DC voltage shall be applied for 1 to 5s. Charge / discharge current shall not exceed 50mA.
Capacitance	Within the specified tolerance.	Class Measuring Measuring frequency voltage
		Class2 1kHz±10% 1.0±0.2Vms.
Dissipation Factor	T.C. D.F.	See No.4 in this table for measuring condition.
	X7R X8R 0.03 max.	
	External Appearance Insulation Resistance Voltage Proof Capacitance	External Appearance No defects which may affect performance. Insulation Resistance 10,000ΜΩ or 500ΜΩ·μF min. whichever smaller. Voltage Proof Withstand test voltage without insulation breakdown or other damage. Capacitance Within the specified tolerance. Dissipation Factor T.C. D.F.

No.	Item	Performance	Test or inspection method		
6	Temperature Characteristics of Capacitance	Capacitance Change (%)	Capacitance shall be measured by the steps shown in the following table after thermal equilibrium is obtained for each		
		No voltage applied			
		X7R: ±15 X8R: ±15	step. ΔC be calculated ref. STEP3 reading Step Temperature(°C)		
			1 Reference temp. ± 2		
			2 Min. operating temp. ± 2		
			3 Reference temp. ± 2		
			4 Max. operating temp. ± 2		
7	Robustness of Terminations	No sign of termination coming off, breakage of ceramic, or other abnormal signs.	Reflow solder the capacitors on a P.C.Board shown in Appendix 1a or Appendix 1b and apply a pushing force of 17.7N with 10±1s. Pushing force Capacitor P.C.Board		
8	Bending	No mechanical damage.	Reflow solder the capacitors on a P.C.Board shown in Appendix 2 and bend it for 2mm. (1mm is applied for 0.85mm thickness of Class2 items.)		
			R230 (Unit : mi		


No.	Ite	em	Perfo	ormance	Test or inspection method
9	9 Solderability		New solder to cover over 75% of termination. 25% may have pin holes or rough spots but not concentrated in one spot. Ceramic surface of A sections shall not be exposed due to melting or shifting of termination material.		Completely soak both terminations in solder at 235±5°C for 2±0.5s. Solder: H63A (JIS Z 3282)
					Flux: Isopropyl alcohol (JIS K 8839) Rosin(JIS K 5902) 25% solid solution.
10	Resistance to solder heat	External appearance	terminations sh	`A section As are allowed and completely soak both terminations shall be covered at solder at 260±5°C for 5±1s. We with new solder. Preheating condition	
		Capacitance	Characteristics	Change from the value before test	Temp. : 150±10°C Time : 1 to 2min.
			X7R X8R	± 7.5 %	Flux: Isopropyl alcohol (JIS K 8839) Rosin (JIS K 5902) 25% solid solution.
	D.F.		Meet the initial spec.		Solder : H63A (JIS Z 3282)
		Insulation Resistance	Meet the initial	spec.	Leave the capacitors in ambient condition for 24±2h before measurement.
		Voltage proof	No insulation brother damage.	reakdown or	


No.	Ite	Item		Performance		Test or inspection method	
11	Vibration	External appearance Capacitance	No mechanical Characteristics X7R	Change from the value before test	P.C.Board shown in Appendix 1. Appendix 1b before testing. Vibrate the capacitor with follow conditions.		dix 1a or
		D.F.	X8R Meet the initial		Freque Duration Cycle	d force : 5G max. ency : 10-2000Hz on : 20 min. : 12 cycles in each 3 r dicular directions.	mutually
12	Temperature cycle	External appearance Capacitance			•	Appendix 1a or	
			Characteristics X7R X8R	Change from the value before test ± 7.5 %	Expose the capacitors in the condistep1 through step 4 and repeat 1 times consecutively.		
		D.F. Insulation	Meet the initial spec. Meet the initial spec.		Leave the capacitors in ambient condition for 24±2h before measurement.		
		Resistance		•	Step	Temperature(°C)	Time (min.)
		Voltage proof	No insulation b other damage.	reakdown or	1	Min. operating temp. ±3	30 ± 3
					2	Reference Temp.	2 - 5
					3	Max. operating temp. ±2	30 ± 2
					4	Reference Temp.	2 - 5
							1

No.	Ite	em	Perf	ormance	Test or inspection method	
13	Moisture Resistance	External appearance	No mechanical damage.		Reflow solder the capacitors on a P.C.Board shown in Appendix 1a or	
	(Steady State)	'	Characteristics	Change from the value before test	Appendix 1b before testing. Leave at temperature 40±2°C, 90 to	
			X7R X8R	± 12.5 %	95%RH for 500 +24,0h.	
		D.F.	Characteristics 200% of initial	spec. max.	Leave the capacitors in ambient condition for 24±2h before measurement.	
		Insulation Resistance	1,000M Ω or 50M Ω ·μF min. whichever smaller.			
	Moisture Resistance	External appearance	No mechanical	damage.	Reflow solder the capacitors on a P.C.Board shown in Appendix 1a or Appendix 1b before testing.	
		Capacitance			ripponam is solore testing.	
			Characteristics	Change from the value before test	Apply the rated voltage at temperature 85°C and 85%RH for 1,000 +48,0h.	
			X7R X8R	± 12.5 %	Charge/discharge current shall not exceed 50mA.	
		D.F.	Characteristics 200% of initial	spec. max.	Leave the capacitors in ambient condition for 6 to 24h (Class1) or 24±2h (Class2) before measurement.	
		Insulation Resistance	500MΩ or 25M whichever sma	•	Voltage conditioning (only for class2) Voltage treat the capacitor under testing temperature and voltage for 1hour. Leave the capacitors in ambient condition for 24±2h before measurement. Use this measurement for initial value.	

No.	Item		Performance		Test or inspection method
15	Life	External appearance	No mechanical damage.		Reflow solder the capacitors on a P.C.Board shown in Appendix 1a or Appendix 1b before testing.
		before test maximum	Below the voltage shall be applied at maximum operating temperature ±2°C		
	X7R X8R ± 15 %	for 1,000 +48, 0h. Applied voltage			
		Rated voltage x2			
		D.F.	Characteristics 200% of initial		For information which product has which applied voltage, please contact with our sales representative.
		Insulation	1,000MΩ or 50M	1Ω·µF min.	 Charge/discharge current shall not exceed 50mA.
		Resistance	whichever sma	aller.	Leave the capacitors in ambient condition for 6 to 24h (Class1) or 24±2h (Class2) before measurement.
					Voltage conditioning (only for class2) Voltage treat the capacitor under testing temperature and voltage for 1hour.
					Leave the capacitors in ambient condition for 24±2h before measurement. Use this measurement for initial value.

^{*}As for the initial measurement of capacitors (Class2) on number 6,10,11,12 and 13, leave capacitors at 150 -10,0°C for 1 hour and measure the value after leaving capacitors for 24±2h in ambient condition.





Material: Glass Epoxy (As per JIS C6484 GE4)


TDK (EIA style)	Dimensions (mm)			
, ,	а	b	С	
CGA4 (CC0805)	1.2	4.0	1.65	

P.C. Board thickness: 1.6mm

Copper (thickness 0.035mm)


Solder resist

9. INSIDE STRUCTURE AND MATERIAL



No.	NAME	MATERIAL
1	Dielectric	BaTiO₃
2	Electrode	Nickel (Ni)
3		Copper (Cu)
4	Termination	Nickel (Ni)
5		Tin (Sn)

10. DESIGN CONCEPT OF THE OPEN-MODE



< L gap>

Distance between the end of the opposite electrode and the termination.

L Gap > Terminal band width

When a chip capacitor is cracked by mechanical stress such as board bending, open-mode construction helps to reduce the risk of short circuits.

Open-mode is a product design concept, and it is predicted that open-mode construction will result in a decreased number of shorts in our capacitors.


However because we can not predict the specific types of mechanical stress the capacitors will be subjected to, we can not guarantee absolute success.

11. Caution

No.	Process	Condition
1	Operating Condition (Storage,	 1-1. Storage 1) The capacitors must be stored in an ambient temperature of 5 to 40°C with a relative humidity of 20 to 70%RH. The products should be used within 6 months upon receipt.
	Transportation)	2) The capacitors must be operated and stored in an environment free of dew condensation and these gases such as Hydrogen Sulphide, Hydrogen Sulphate, Chlorine, Ammonia and sulfur.
		3) Avoid storing in sun light and falling of dew.
		4) Do not use capacitors under high humidity and high and low atmospheric pressure which may affect capacitors reliability.
		5) Capacitors should be tested for the solderability when they are stored for long time.
		1-2. Handling in transportation
		In case of the transportation of the capacitors, the performance of the capacitors may be deteriorated depending on the transportation condition. (Refer to JEITA RCR-2335B 9.2 Handling in transportation)
2	Circuit design <u>∧</u> Caution	 2-1. Operating temperature
		2) Surface temperature including self heating should be below maximum operating
high frequencies around its SRF, the heat might be so extrem itself or the product mounted on. Please design the circuit so temperature of the capacitors including the self heating to be allowable operating temperature. Temperature rise at capacitobelow 20°C) 3) The electrical characteristics of the capacitors will vary dependent temperature. The capacitors should be selected and designed temperature into consideration. 2-2. Operating voltage 1) Operating voltage across the terminals should be below the rate.		(Due to dielectric loss, capacitors will heat itself when AC is applied. Especially at high frequencies around its SRF, the heat might be so extreme that it may damage itself or the product mounted on. Please design the circuit so that the maximum temperature of the capacitors including the self heating to be below the maximum allowable operating temperature. Temperature rise at capacitor surface shall be
		· •
		1) Operating voltage across the terminals should be below the rated voltage. When AC and DC are super imposed, V _{0-P} must be below the rated voltage.
		AC or pulse with overshooting, V_{P-P} must be below the rated voltage. (2) (4) and (5)
irregular voltage may be generated for a transit period becauswitching. Be sure to use the capacitors within rated voltage		When the voltage is started to apply to the circuit or it is stopped applying, the irregular voltage may be generated for a transit period because of resonance or switching. Be sure to use the capacitors within rated voltage containing these Irregular voltage.
		Voltage (1) DC voltage (2) DC+AC voltage (3) AC voltage
		Positional Measurement (Rated voltage) v_{0-P} v_{0-P} v_{0-P}
		Voltage (4) Pulse voltage (A) (5) Pulse voltage (B)
		Positional Measurement (Rated voltage)

No.	Process	Condition				
2	Circuit design ⚠ Caution	Even below the rated voltage, if repetitive high frequency AC or pulse is applied, the reliability of the capacitors may be reduced.				
	 The effective capacitance will vary depending on applied DC and AC voltages. The capacitors should be selected and designed in taking the voltages into consideration. 					
		2-3. Frequency When the capacitors (Class 2) are used in AC and/or pulse voltages, the capacitors may vibrate themselves and generate audible sound.				
3	Designing P.C.board	 The amount of solder at the terminations has a direct effect on the reliability of the capacitors. 1) The greater the amount of solder, the higher the stress on the chip capacitors, and the more likely that it will break. When designing a P.C.board, determine the shape and size of the solder lands to have proper amount of solder on the terminations. 				
		Avoid using common solder land for multiple terminations and provide individual solder land for each terminations.				
		3) Size and recommended land dimensions.				
		Chip capacitors Solder land C Solder resist				
		Flow soldering (mm)				
		Type CGA4 Symbol (CC0805)				
		A 1.0 - 1.3				
		B 1.0 - 1.2				
		C 0.8 - 1.1				
		Reflow soldering (mm)				
		Type CGA4 Symbol (CC0805)				
		Symbol (CC0805) A 0.9 - 1.2				
		B 0.7 - 0.9				
		C 0.9 - 1.2				

No.	Process		Condition	
3	Designing P.C.board	4) Recommended	chip capacitors layout is as follow	wing.
			Disadvantage against bending stress	Advantage against bending stress
		Mounting face	Perforation or slit	Perforation or slit
			Break P.C.board with mounted side up.	Break P.C.board with mounted side down.
			Mount perpendicularly to perforation or slit	Mount in parallel with perforation or slit
		Chip arrangement (Direction)	Perforation or slit	Perforation or slit
			Closer to slit is higher stress	Away from slit is less stress
		Distance from slit	$(\ell_1 < \ell_2)$	$\begin{array}{c c} \ell_2 \\ \hline \\ (\ell_1 < \ell_2) \end{array}$




 $\ell^2 > \ell^1$

No.	Process	Condition			
4	Mounting	capacitors to rest 1) Adjust the bottom surface and note 2) Adjust the mou 3) To minimize the support from the	nead is adjusted too low, it may in ult in cracking. Please take following om dead center of the mounting he typess it. Inting head pressure to be 1 to 3N is impact energy from mounting head in bottom side of the P.C.board.	ng precautions. ead to reach on the P.C.board of static weight.	
		See following e	Not recommended	Recommended	

	Not recommended	Recommended
Single sided mounting	Crack	Support pin
Double-sides mounting	Solder peeling Crack	Support pin

When the centering jaw is worn out, it may give mechanical impact on the capacitors to cause crack. Please control the close up dimension of the centering jaw and provide sufficient preventive maintenance and replacement of it.

4-2. Amount of adhesive



Example: CGA4 (CC0805)

а	0.2mm min.
b	70 - 100μm
С	Do not touch the solder land

No.	Process		C	ondition		
5	Soldering	 5-1. Flux selection Although highly-activated flux gives better solderability, substances which increase activity may also degrade the insulation of the chip capacitors. To avoid such degradation, it is recommended following. 1) It is recommended to use a mildly activated rosin flux (less than 0.1wt% chloring Strong flux is not recommended. 2) Excessive flux must be avoided. Please provide proper amount of flux. 3) When water-soluble flux is used, enough washing is necessary. 				
		5-2. Recommended sold		arious method	s Reflow solde	erina
		Wave sold Solder Preheating →	-	→ ←		oldering Natural cooling
		Peak Temp Over 60 sec. Peak Temp Over 60 sec.	Over 60 sec.	Peak Temp (O) dual dual dual dual dual dual dual dual	er 60 sec.	← Temp time
		Manual soldering (Solder iron) APPLICATION				
		(Solde	r iron) 3sec. (As short a	As for solder	CGA4 (CC0805) apring and reflow solds	
		5-3. Recommended sold	ering peak temp Wave so	<u> </u>	p duration Reflow so	oldering
		Solder	Peak temp(°C)	Duration(sec.)	Peak temp(°C)	Duration(sec.)
		Sn-Pb Solder	250 max.	3 max.	230 max.	20 max.
		Lead Free Solder	260 max.	5 max.	260 max.	10 max.
		Recommended solde Sn-37Pb (Sn-Pb sol Sn-3.0Ag-0.5Cu (Le	lder)			

No.	Process		Cond	ition		
5	Soldering	5-4. Avoiding thermal shock				
3	1) Preheating condition					
		Soldering		Туре	Temp. (°C)	
		Wave soldering	CGA4(CC0805)		ΔT ≤ 150	
		Reflow soldering	CGA4(CC0805)		ΔT ≤ 150	
		Manual soldering	CGA4(CC0805)		ΔT ≤ 150	
		cleaning, the temperat 5-5. Amount of solder Excessive solder	ure difference (∆T will induce highe es and it may resu) must be less that r tensile force in alt in chip cracking	dipped into a solvent for in 100°C. In chip capacitors when g. In sufficient solder may	
		Excessive solder			her tensile force in capacitors to cause	
		Adequate		Maximum Minimum		
		Insufficient solder		cau chip	v robustness may se contact failure or capacitors come off P.C.board.	
		heat shock may cause Please make sure the time in accordance with the capacitors with the Recommended solder.	ng iron tip Ider iron varies by the tip temperature e a crack in the che tip temp. before s th following recome ne condition in 5-4 er iron condition (S	e, the quicker the ip capacitors. soldering and keep amended condition to avoid the thern Sn-Pb Solder and	operation. However, of the peak temp and n. (Please preheat the nal shock.) Lead Free Solder)	
		Temp. (°C)	Duration (sec.)	Wattage (W)	Shape (mm)	
		300 max.	3 max.	20 max.	Ø 3.0 max.	

No.	Process	Condition
5	Soldering	 2) Direct contact of the soldering iron with ceramic dielectric of chip capacitors may cause crack. Do not touch the ceramic dielectric and the terminations by solder iron. 5-7. Sn-Zn solder Sn-Zn solder affects product reliability. Please contact TDK in advance when utilize Sn-Zn solder. 5-8. Countermeasure for tombstone The misalignment between the mounted positions of the capacitors and the land patterns should be minimized. The tombstone phenomenon may occur especially the capacitors are mounted (in longitudinal direction) in the same direction of the reflow soldering. (Refer to JEITA RCR-2335B Annex 1 (Informative) Recommendations to prevent the tombstone phenomenon)
6	Clooning	
6	Cleaning	 If an unsuitable cleaning fluid is used, flux residue or some foreign articles may stick to chip capacitors surface to deteriorate especially the insulation resistance.
		2) If cleaning condition is not suitable, it may damage the chip capacitors.
		2)-1. Insufficient washing
		(1) Terminal electrodes may corrode by Halogen in the flux.
		(2) Halogen in the flux may adhere on the surface of capacitors, and lower the insulation resistance.
		(3) Water soluble flux has higher tendency to have above mentioned problems (1) and (2).
		2)-2. Excessive washing
		When ultrasonic cleaning is used, excessively high ultrasonic energy output can affect the connection between the ceramic chip capacitor's body and the terminal electrode. To avoid this, following is the recommended condition.
		Power : 20 W/ & max.
		Frequency : 40 kHz max.
		Washing time : 5 minutes max.
		2)-3. If the cleaning fluid is contaminated, density of Halogen increases, and it may bring the same result as insufficient cleaning.

	_				
No.	Process	4) \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Condition	ha avality influence and the same dust	
7	Coating and molding of the P.C.board	 When the P.C.board is coated, please verify the quality influence on the product. Please verify carefully that there is no harmful decomposing or reaction gas emission during curing which may damage the chip capacitors. Please verify the curing temperature. 			
8	Handling after	1) Please no	av attention not to hand or distort the	DC hoard after coldering in handling	
0	Handling after chip mounted A Caution	,	the chip capacitors may crack.	e P.C.board after soldering in handling	
	Zi Caulion	2) When functional check of the P.C.board is performed, check pin pressure ter to be adjusted higher for fear of loose contact. But if the pressure is excessive and bend the P.C.board, it may crack the chip capacitors or peel the termination off. Please adjust the check pins not to bend the P.C.board.			
		Item	Not recommended	Recommended	
		Board bending	Termination peeling Check pin	Support pin Check pin	
9	Handling of loose chip capacitors	the large handle wi	case sized chip capacitors are tende	_	

No.	Process	Condition
10	Capacitance aging	The capacitors (Class 2) have aging in the capacitance. They may not be used in precision time constant circuit. In case of the time constant circuit, the evaluation should be done well.
11	Estimated life and estimated failure rate of capacitors	As per the estimated life and the estimated failure rate depend on the temperature and the voltage. This can be calculated by the equation described in JEITA RCR-2335B Annex 6 (Informative) Calculation of the estimated lifetime and the estimated failure rate (Voltage acceleration coefficient: 3 multiplication rule, Temperature acceleration coefficient: 10°C rule) The failure rate can be decreased by reducing the temperature and the voltage but they will not be guaranteed.
12	Others A Caution	The products listed on this specification sheet are intended for use in general electronic equipment (AV equipment, telecommunications equipment, home appliances, amusement equipment, computer equipment, personal equipment, office equipment, measurement equipment, industrial robots) under a normal operation and use condition.
		The products are not designed or warranted to meet the requirements of the applications listed below, whose performance and/or quality require a more stringent level of safety or reliability, or whose failure, malfunction or trouble could cause serious damage to society, person or property. Please understand that we are not responsible for any damage or liability caused by use of the products in any of the applications below or for any other use exceeding the range or conditions set forth in this specification sheet. If you intend to use the products in the applications listed below or if you have special requirements exceeding the range or conditions set forth in this specification, please contact us.
		 (1) Aerospace/Aviation equipment (2) Transportation equipment (cars, electric trains, ships, etc.) (3) Medical equipment (4) Power-generation control equipment (5) Atomic energy-related equipment (6) Seabed equipment (7) Transportation control equipment (8) Public information-processing equipment (9) Military equipment (10) Electric heating apparatus, burning equipment (11) Disaster prevention/crime prevention equipment (12) Safety equipment (13) Other applications that are not considered general-purpose applications
		When designing your equipment even for general-purpose applications, you are kindly requested to take into consideration securing protection circuit/device or providing backup circuits in your equipment.

12. Packaging label

Packaging shall be done to protect the components from the damage during transportation and storing, and a label which has the following information shall be attached.

- 1) Inspection No.
- 2) TDK P/N
- 3) Customer's P/N
- 4) Quantity

*Composition of Inspection No.

Example
$$\underline{F}$$
 $\underline{2}$ \underline{A} \underline{OO} \underline{OOO} (a) (b) (c) (d) (e)

- a) Line code
- b) Last digit of the year
- c) Month and A for January and B for February and so on. (Skip I)
- d) Inspection Date of the month.
- e) Serial No. of the day

13. Bulk packaging quantity

Total number of components in a plastic bag for bulk packaging: 1,000pcs.

14. TAPE PACKAGING SPECIFICATION


1. CONSTRUCTION AND DIMENSION OF TAPING

1-1. Dimensions of carrier tape

Dimensions of paper tape shall be according to Appendix 3.

Dimensions of plastic tape shall be according to Appendix 4,.

1-2. Bulk part and leader of taping




1-3. Dimensions of reel

Dimensions of Ø178 reel shall be according to Appendix 5.

Dimensions of Ø330 reel shall be according to Appendix 6.

1-4. Structure of taping



2. CHIP QUANTITY


Type	Thickness	Taping	Chip quantity(pcs.)		
Type	of chip	Material	φ178mm reel	φ330mm reel	
CGA4	0.85 mm	Paper *Plastic	4,000	10,000	
(CC0805)	1.25 mm	Plastic	2,000	10,000	




3. PERFORMANCE SPECIFICATIONS

3-1. Fixing peeling strength (top tape)0.05-0.7N. (See the following figure.)

TYPE 1 (Paper)




TYPE 2 (Plastic)



- 3-2. Carrier tape shall be flexible enough to be wound around a minimum radius of 30mm with components in tape.
- 3-3. The missing of components shall be less than 0.1%
- 3-4. Components shall not stick to fixing tape.
- 3-5. The fixing tapes shall not protrude beyond the edges of the carrier tape not shall cover the sprocket holes.




Appendix 3



^{*} The values in the parentheses () are for reference.


Appendix 4



^{*} The values in the parentheses () are for reference.

Appendix 5

CGA4



(Unit: mm)


Symbol	А	В	С	D	E	W ₁
Dimension	Ø178 ± 2.0	Ø60 ± 2.0	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	9.0 ± 0.3

Symbol	W ₂	r
Dimension	13.0 ± 1.4	1.0

Appendix 6

CGA4

(Material : Polystyrene)



(Unit: mm)

Symbol	А	В	С	D	E	W
Dimension	Ø382 max. (Nominal Ø330)	Ø50 min.	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	10.0 ± 1.5

Symbol	t	r
Dimension	2.0 ± 0.5	1.0