www.ti.com

LP5551 PowerWise™ Technology Compliant Energy Management Unit

Check for Samples: LP5551

FEATURES

- 2 300 mA Buck Regulators Operate 180 Degrees out of Phase for Reduced EMI
- 1 MHz PWM Switching Frequency
- 4 Programmable LDOs Ideal for I/O (Two of These), PLL, and Memory Retention Supply Generation
- **Supports High-Efficiency PowerWise Technology Adaptive Voltage Scaling**
- **PWI Open Standard Interface for System Power Management**
- Digitally Controlled Intelligent Voltage Scaling
- **Auto or PWI Controlled PFM Mode Transition**
- Internal Soft Start/Startup Sequencing
- Adjustable P- and N- Well Bias Supply for Threshold Scaling
- **Power OK Output**

APPLICATIONS

- **Dual Core Processors**
- GSM/GPRS/EDGE & UMTS Cellular Handsets
- Hand-Held Radios
- **PDAs**
- **Battery Powered Devices**
- Portable Instruments

DESCRIPTION

The LP5551 is a PWI 1.0 compliant Energy Management System for reducing consumption of stand-alone mobile phone processors such as base-band or applications processors.

The LP5551 contains two advanced, digitally controlled switching regulators for supplying variable voltage to processor core and memory. Two regulators provide P- and N- well biasing for threshold scaling applications. The device also integrates 4 programmable LDO-regulators for powering I/O, PLLs and maintaining memory retention in shutdown-mode.

The device is controlled via the PWI open-standard interface. The LP5551 operates cooperatively with PowerWise™ technology compatible processors to optimize supply voltages adaptively over process and temperature variations or dynamically frequency/voltage pre-characterized look-up tables and provides P- and N-well biasing for threshold scaling.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerWise is a trademark of Texas Instruments.



System Diagram




Figure 1. System Diagram

Connection Diagram




Figure 2. LP5551 Pinout 36 - Pin WQFN Package See Package Number NJK0036A

Note: The actual physical placement of the package marking will vary from part to part.



Typical Application




Figure 3. Typical Application Circuit

Pin Descriptions

Pin #	Name	I/O	Туре	Description
0	DAP	G	G	Connect Die Attach Pad to ground
1	GP3	0	D	General purpose output pin
2	GP2	0	D	General purpose output pin
3	GP1	0	D	General purpose output pin
4	GP0	0	D	General purpose output pin
5	PWROK	0	D	Power OK, active high output signal
6	RESETN	I	D	Reset, active low
7	EN	I	D	Enable, active high
8	SPWI	I/O	D	PowerWise Interface (PWI) bi-directional data
9	SCLK	I	D	PowerWise Interface (PWI) clock input
10	LDO2	Р	Р	LDO2 output, for supplying the I/O voltage on the SoC
11	LDO4	Р	Р	LDO4 output, for supplying a fixed voltage to a PLL etc. on the SoC
12	LDO1	Р	Р	LDO1 output, user defined

Copyright © 2006–2013, Texas Instruments Incorporated



Pin Descriptions (continued)

Pin #	Name	I/O	Туре	Description
13	NC			
14	LDO3	Р	Р	LDO3 output, on-chip memory supply voltage
15	NC			
16	FB1	Р	Р	AVS switcher feedback
17	PGND1	G	G	Power ground for the AVS switcher
18	PGND1	G	G	Power ground for the AVS switcher
19	PGND1	P P AVS switcher feedback G G Power ground for the AVS switcher G G Power ground for the AVS switcher		Power ground for the AVS switcher
20	SW1	Р	Р	AVS Switcher switch node; connected to inductor
21	PVDD1	Р	Р	Battery supply voltage for the AVS switcher
22	VDD_D	Р	Р	Battery supply voltage for digital
23	VDD_A	Р	Р	Battery supply voltage for analog
24	NC			
25	PVDD2	Р	Р	Battery supply voltage for the DVS switcher
26	SW2	Р	Р	DVS Switcher switch node; connected to inductor
27	PGND2	G	G	Power ground for the DVS switcher
28	PGND2	G	G	Power ground for the DVS switcher
29	PGND2	G	G	Power ground for the DVS switcher
30	FB2	Р	Р	DVS switcher feedback
31	NC			
32	SCAN			
33	VPWELL	Р	Р	P-well bias voltage
34	NC			
35	VNWELL	Р	Р	N-well bias voltage
36	NC			

A: Analog Pin

D: Digital Pin

I: Input Pin

O: Output Pin

I/O: Input/Output Pin

P: Power Pin

G: Ground Pin



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Absolute Maximum Ratings (1)(2)(3)

VDD_A, VDD_D, PVDD1, and PVDD2	-0.3 to + 6.0V		
LDO1, LDO2, LDO3, LDO4, VNWELL t SW_DVS,GP0, GP1, GP2, and GP3	-0.3 to VDD_A + 0.3V		
SPWI, SCLK, PWROK	-0.3 to VDD_D + 0.3V		
GND, PGND1, PGND2, to GND SLUG	±0.3V		
Junction Temperature (TJ-MAX)	Junction Temperature (TJ-MAX)		
Storage Temperature Range		-65°C to 150°C	
Maximum Continuous Power Dissipatio	n (PD-MAX) ⁽⁴⁾	TBD W	
Maximum Lead Temperature (Soldering	Maximum Lead Temperature (Soldering)		
ESD Rating ⁽⁶⁾	Human Body Model: All Pins	2.0kV	

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is ensured. Operating Ratings do not imply ensured performance limits. For specified performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) All voltages are with respect to the potential at the GND pin.
- (3) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- (4) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (TA-MAX) is dependent on the maximum operating junction temperature (TJ-MAX-OP = 125°C), the maximum power dissipation of the device in the application (PD-MAX), and the junction-to ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: TA-MAX = TJ-MAX-OP (θJA × PD-MAX).
- (5) For detailed soldering specifications and information, please refer to TI Application Note 1187: Leadless Leadframe Package (LLP) (SNOA401).
- (6) The Human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. The amount of Absolute Maximum power dissipation allowed for the device depends on the ambient temperature and can be calculated using the formula P = (TJ TA)/θ_{JA}, (1) where TJ is the junction temperature, TA is the ambient temperature, and JA is the junction-to-ambient thermal resistance. Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design. Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at TJ=150°C (typ.) and disengages at TJ=140°C (typ.).

Operating Ratings⁽¹⁾⁽²⁾

VDD_A, VDD_D, PVDD1, and PVDD2	2.7 V to 5.5 V
Junction Temperature (T _J) Range	−40°C to +125°C
Ambient Temperature (T _A) Range ⁽³⁾	−40°C to +85°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is ensured. Operating Ratings do not imply ensured performance limits. For specified performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) All voltages are with respect to the potential at the GND pin.
- (3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (TA-MAX) is dependent on the maximum operating junction temperature (TJ-MAX-OP = 125°C), the maximum power dissipation of the device in the application (PD-MAX), and the junction-to ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: TA-MAX = TJ-MAX-OP (θJA × PD-MAX).

Thermal Properties⁽⁴⁾

Junction-to-Ambient Thermal Resistance (θ_{JA})	39.8°C/W

(4) Junction-to-ambient thermal resistance (θJA) is taken from a thermal modeling result, performed under the conditions and guidelines set forth in the JEDEC standard JESD51-7. The test board is a 4-layer FR-4 board measuring 102mm x 76mm x 1.6mm with a 2x1 array of thermal vias. The ground plane on the board is 50mm x 50mm. Thickness of copper layers are 36μm/18μm/18μm/36μm (1.5oz/1oz/1.5oz). Ambient temperature in simulation is 22°C, still air. Power dissipation is 1W.Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design. The value of θ_{JA} of this product can vary significantly, depending on PCB material, layout, and environmental conditions. In applications where high maximum power dissipation exists (high VIN, high IOUT), special care must be paid to thermal dissipation issues. For more information on these topics, please refer to Application Note 1187: Leadless Leadframe Package (LLP) and the Power Efficiency and Power Dissipation section of this datasheet.



General Electrical Characteristics

Unless otherwise noted, $V_{DD_A,_D}$, $V_{PVDD1,2}$, RESETN, ENABLE = 3.6V. Typical values and limits appearing in normal type apply for TJ = 25°C. Limits appearing in boldface type apply over the entire junction temperature range for operation, -40 to +125°C⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Units
IQ	Chutdown Cupply ourrent	$V_{DD_A,_D}$, $P_{VDD1,2}$ = 3.6 V, all circuits off. -40°C ≤ TJ ≤ 125°C		0.44	4	μA
	Shutdown Supply current	$V_{DD_A,_D}$, $P_{VDD1,2}$ = 3.6 V, all circuits off40°C ≤ TJ ≤ 85°C		1	12	μA
	Sleep State Supply Current	V _{DD_A, _D} ,V _{PVDD1,2} = 3.6 V, LDO3 on, LDO2 on (no load). All other circuits off.		135	186	μA
	Acitve State Supply Current	$V_{DD_A, _D}$, $V_{PVDD1,2}$ = 3.6 V, all outputs on, no load		431	742	μA
UVLO high	Under Voltage Lockout, high threshold				2.7	
UVLO low	Under Voltage Lockout, low threshold		2.5			
T _{SD}	Thermal Shutdown Threshold			160		°C
	Thermal Shutdown Hysteresis			10		

⁽¹⁾ All voltages are with respect to the potential at the GND pin.

⁽²⁾ All limits are ensured by design, test and/or statistical analysis. All electrical characteristics having room-temperature limits are tested during production with TJ = 25C. All hot and cold limits are ensured by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

⁽³⁾ Capacitors: Low-ESR Surface-Mount Ceramic Capacitors are (MLCCs) used in setting electrical characteristics

⁽⁴⁾ Specified by design.



LDO1 (PLL/Fixed Voltage) Characteristics

Unless otherwise noted, $V_{DD_A,_D}$, $V_{PVDD1,2}$ RESETN, ENABLE = 3.6V. Typical values and limits appearing in normal type apply for TJ = 25°C. Limits appearing in boldface type apply over the entire junction temperature range for operation, -40 to +125°C⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{OUT} Accuracy	Output Voltage	$I_{OUT} = 50 \text{ mA}, V_{OUT} = 1.2 \text{ V},$ 2.7 V \leq V _{DD_A, _D} , V _{PVDD1,2} \leq 5.5 V	-3.5%	1.2	3.1%	V
V _{OUT} Range	Programmable Output Voltage Range	Programming Resolution = 100 mV	0.7	1.2	2.2	V
I _{OUT}	Rated Output Current	$2.7 \text{ V} \le \text{V}_{\text{DD_A}, _D}, \text{P}_{\text{VDD1},2} \le 5.5 \text{ V}$	0		100	mA
	Output Current Limit	V _{OUT} = 0 V			347	
IQ	Quiescent Current	I _{OUT} = 0 mA ⁽⁴⁾		35		μA
ΔV _{OUT}	Line Regulation	$2.7 \text{ V} \le \text{V}_{\text{DD_A}, \text{_D}}, \text{V}_{\text{PVDD1},2} \le 5.5 \text{ V}, \\ \text{I}_{\text{OUT}} = 50 \text{ mA}$	-0.083		0.316	%/V
	Load Regulation	V _{DD_A, _D} , V _{PVDD1,2} = 3.6 V, 1 mA ≤ I _{OUT} ≤ 100 mA	-0.013		0.013	%/mA
	Line Transient Regulation	$3.6 \text{ V} \leq \text{V}_{\text{DD_A, }_\text{D}}, \text{V}_{\text{PVDD1,2}} \leq 3.9 \text{ V},$ TRISE,FALL = 10 μs		27		mV
	Load Transient Regulation	$V_{DD_A,_D}$, $V_{PVDD1,2}$ = 3.6 V, 10 mA \leq I_{OUT} \leq 90 mA, $T_{RISE,FALL}$ = 100 ns		86		mV
eN	Output Noise Voltage	10 Hz ≤ f ≤ 100 kHz, $C_{OUT} = 2.2 \mu F$		0.103		mVRMS
PSRR	Power Supply Ripple Rejection	f = 1 kHz, C _{OUT} = 2.2 μF		56		dB
	Ratio	f = 10 kHz, C _{OUT} = 2.2 μF		36		dB
C _{OUT}	Output CapacitanceOutput	0 mA ≤ I _{OUT} ≤ 100 mA	1	2.2	20	μF
001	Capacitor ESR		5		500	mΩ
t _{START-UP}	Start-Up Time from Shut-down	C _{OUT} = 1 μF, _{OUT} = 100 mA		54		μs

⁽¹⁾ All voltages are with respect to the potential at the GND pin.

⁽²⁾ All limits are ensured by design, test and/or statistical analysis. All electrical characteristics having room-temperature limits are tested during production with TJ = 25C. All hot and cold limits are ensured by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

⁽³⁾ Capacitors: Low-ESR Surface-Mount Ceramic Capacitors are (MLCCs) used in setting electrical characteristics

⁽⁴⁾ Quiescent current for LDO1, LDO2, LDO3, and LDO4 do not include shared functional blocks such as the bandgap reference.



LDO2 (I/O Voltage) Characteristics

Unless otherwise noted, $V_{DD_A,_D}$, $V_{PVDD1,2}$ RESETN, ENABLE = 3.6 V. Typical values and limits appearing in normal type apply for TJ = 25°C. Limits appearing in boldface type apply over the entire junction temperature range for operation, -40 to +125°C⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{OUT} Accuracy	Output Voltage	$I_{OUT} = 125 \text{ mA}, V_{OUT} = 3.3 \text{ V},$ $3.6 \text{ V} \le V_{DD_A, _D} \le 5.5 \text{ V}$	-3.7%	3.3	2.8%	V
V _{OUT} Range	Programmable Output Voltage Range	1.5-2.3 V = 100 mV step, 2.5 V, 2.8 V, 3.0 V and 3.3 V	1.5	3.3	3.3	V
I _{OUT}	Rated Output Current	$3.6 \text{ V} \le \text{V}_{\text{DD_A}, \text{_D}}, \text{V}_{\text{PVDD1},2} \le 5.5 \text{ V}$	0		250	A
	Output Current Limit	V _{OUT} = 0V			615	mA
	Dropout Voltage ⁽⁴⁾	I _{OUT} = 125 mA		65	192	mV
IQ	Quiescent Current	I _{OUT} = 0 mA ⁽⁵⁾		55		μA
ΔV _{OUT}	Line Regulation	$3.6 \text{ V} \le \text{V}_{\text{DD_A, }_{-}\text{D}} \le 5.5 \text{ V},$ $\text{I}_{\text{OUT}} = 125 \text{ mA}$	-0.08		0.312	%/V
	Load Regulation	$V_{DD_A, D}$, $V_{PVDD1,2} = 3.6 \text{ V}$, 1 mA $\leq I_{OUT} \leq 250 \text{ mA}$	-0.018		0.018	%/mA
	Line Transient Regulation	$3.6 \text{ V} \le \text{V}_{\text{DD_A, }_\text{D}}, \text{V}_{\text{PVDD1,2}} \le 3.9 \text{ V}, \\ \text{T}_{\text{RISE,FALL}} = 10 \text{ us}$		24		mV
	Load Transient Regulation	$V_{DD_A,_D}$, $V_{PVDD1,2} = 3.6 \text{ V}$, 25 mA $\leq I_{OUT} \leq 225$ mA, $T_{RISE,FALL} = 100 \text{ ns}$		246		mV
eN	Output Noise Voltage	10 Hz ≤ f ≤ 100 kHz,C _{OUT} = 4.7 μF		0.120		mVRMS
PSRR	Power Supply Ripple Rejection	f = 1 kHz, C _{OUT} = 4.7 μF		46		dB
	Ratio	f = 10 kHz, C _{OUT} = 4.7 μF		34		
C _{OUT}	Output Capacitance	0 4 4 4 5 4 4	2	4.7	20	μF
	Output Capacitor ESR	0 mA ≤ I _{OUT} ≤ 250 mA	5		500	mΩ
t _{START-UP}	Start-Up Time from Shut-down	C _{OUT} = 4.7 μF, I _{OUT} = 250 mA		144		μs

- (1) All voltages are with respect to the potential at the GND pin.
- (2) All limits are ensured by design, test and/or statistical analysis. All electrical characteristics having room-temperature limits are tested during production with TJ = 25C. All hot and cold limits are ensured by correlating the electrical characteristics to process and temperature variations and applying statistical process control.
- (3) Capacitors: Low-ESR Surface-Mount Ceramic Capacitors are (MLCCs) used in setting electrical characteristics
- (4) Dropout voltage is the input-to-output voltage difference at which the output voltage is 100mV below its nominal value. This specification does not apply in cases it implies operation with an input voltage below the 2.7V minimum appearing under Operating Ratings. For example, this specification does not apply for devices having 1.5V outputs because the specification would imply operation with an input voltage at or about 1.5V
- (5) Quiescent current for LDO1, LDO2, LDO3, and LDO4 do not include shared functional blocks such as the bandgap reference.



LDO3 (Memory Retention Voltage) Characteristics

Unless otherwise noted, $V_{DD_A,_D}$, $V_{PVDD1,2}$ RESETN, ENABLE = 3.6V. Typical values and limits appearing in normal type apply for TJ = 25°C. Limits appearing in boldface type apply over the entire junction temperature range for operation, -40 to +125°C $^{(1)(2)(3)}$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{OFFSET}	Active State Buffer offset (= V _{O3} -V _{FB}) Output	25 mA≤I _{OUT} ≤ 50 mA, $V_{DD_A,_D}$, $V_{PVDD1,2}$ = 3.6V, AVS switcher V_{OUT} = 1.2 V, 200 mA ≤ AVS switcher I_{OUT} ≤ 300 mA	0	12	82	mV
V _{OUT} Accuracy	Sleep state: Memory retention voltage regulation	I _{OUT} = 5 mA,V _{OUT} = 1.2 V, 2.7 V ≤ V _{DD_A, _D} , V _{PVDD1,2} ≤ 5.5 V	-3.6%	1.2	3.6%	V
V _{OUT} Range	Programmable Output Voltage Range (Sleep state)	Programming Resolution = 50 mV	0.6	1.2	1.35	V
IQ	Ovice and Overset	Active mode, I _{OUT} = 10 μA ⁽⁴⁾		33	44	μΑ
	Quiescent Current	Sleep mode, I _{OUT} = 10 µA ⁽⁴⁾		10	16	μΑ
I _{OUT}	Rated Output Current, Active state	2.7 V ≤ V _{DD_A, _D} , V _{PVDD1,2} ≤ 5.5 V			50	
	Rated Output Current, Sleep state	2.7 V ≤ V _{DD_A, _D} , V _{PVDD1,2} ≤ 5.5 V			5	mA
	Output Current Limit, Active state	V _{OUT} = 0 V			16 50	
eN	Output Voltage Noise	10 Hz ≤ f ≤ 100 kHz, C _{OUT} = 1μF		0.0158		mVRMS
PSRR	Power Supply Ripple Rejection Ratio	f = 217 Hz, C _{OUT} = 1.0 μF		36		dB
C _{OUT}	Output Capacitance	0 mA ≤ I _{OUT} ≤ 5 mA	0.7	1	2.2	μF
	Output Capacitor ESR		5		500	mΩ

⁽¹⁾ All voltages are with respect to the potential at the GND pin.

⁽²⁾ All limits are ensured by design, test and/or statistical analysis. All electrical characteristics having room-temperature limits are tested during production with TJ = 25C. All hot and cold limits are ensured by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

⁽³⁾ Capacitors: Low-ESR Surface-Mount Ceramic Capacitors are (MLCCs) used in setting electrical characteristics

⁽⁴⁾ Quiescent current for LDO1, LDO2, LDO3, and LDO4 do not include shared functional blocks such as the bandgap reference.



LDO4 Characteristics

Unless otherwise noted, $V_{DD_A,_D}$, $V_{PVDD1,2}$ RESETN, ENABLE = 3.6V. Typical values and limits appearing in normal type apply for TJ = 25°C. Limits appearing in boldface type apply over the entire junction temperature range for operation, -40 to +125°C⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{OUT} Accuracy	Output Voltage	$I_{OUT} = 125 \text{ mA}, V_{OUT} = 3.3 \text{ V},$ $3.6 \text{ V} \le V_{DD_A, _D}, V_{PVDD1,2} \le 5.5 \text{ V}$	-3.7%	3.3	3.1%	V
V _{OUT} Range	Programmable Output Voltage Range	1.5-2.3 V =100 mV step, 2.5 V, 2.8V, 3.0 V and 3.3 V	1.5	3.3	3.3	V
I _{OUT}	Rated Output Current	3.6 V ≤ V _{DD_A, _D} , V _{PVDD1,2} ≤ 5.5 V	0		250	A
	Output Current Limit	V _{OUT} = 0 V			629	mA
	Dropout Voltage ⁽⁴⁾	I _{OUT} = 125 mA		65	246	mV
IQ	Quiescent Current	I _{OUT} = 0 mA ⁽⁵⁾		55		μΑ
ΔV _{OUT}	Line Regulation	$3.6 \text{ V} \le \text{V}_{\text{DD_A, }_{-}\text{D}}, \text{V}_{\text{PVDD1,2}} \le 5.5 \text{ V}, \\ \text{I}_{\text{OUT}} = 125 \text{ mA}$	-0.081		0.306	%/V
	Load Regulation	V _{IN} = 3.6 V, 1 mA ≤ I _{OUT} ≤ 250 mA	-0.018		0.018	%/mA
	Line Transient Regulation	$3.6 \text{ V} \le \text{V}_{\text{DD_A, }_{-}\text{D}}, \text{V}_{\text{PVDD1,2}} \le 3.9 \text{ V}, \\ \text{T}_{\text{RISE,FALL}} = 10 \text{ us}$		24		mV
	Load Transient Regulation	$V_{DD_A,_D}$, $V_{PVDD1,2} = 3.6 \text{ V}$, $25 \text{ mA} \le I_{OUT} \le 225 \text{ mA}$, $T_{RISE,FALL} = 100 \text{ ns}$		246	0.018 24 46	mV
eN	Output Noise Voltage	10 Hz ≤ f ≤ 100 kHz, C _{OUT} = 4.7 μF		0.120		mVRMS
PSRR	Power Supply Ripple Rejection	f = 1 kHz, C _{OUT} = 4.7 μF		46		.ID
	Ratio	f = 10 kHz, C _{OUT} = 4.7 μF		34		dB
C _{OUT}	Output Capacitance	2 4 11 1052 4	2	4.7	20	μF
	Output Capacitor ESR	0 mA ≤ I _{OUT} ≤ 250 mA	5		500	mΩ
t _{START-UP}	Start-Up Time from Shut-down	C _{OUT} = 4.7 μF, I _{OUT} = 250 mA		144		μs

- (1) All voltages are with respect to the potential at the GND pin.
- (2) All limits are ensured by design, test and/or statistical analysis. All electrical characteristics having room-temperature limits are tested during production with TJ = 25C. All hot and cold limits are ensured by correlating the electrical characteristics to process and temperature variations and applying statistical process control.
- (3) Capacitors: Low-ESR Surface-Mount Ceramic Capacitors are (MLCCs) used in setting electrical characteristics
- (4) Dropout voltage is the input-to-output voltage difference at which the output voltage is 100mV below its nominal value. This specification does not apply in cases it implies operation with an input voltage below the 2.7V minimum appearing under Operating Ratings. For example, this specification does not apply for devices having 1.5V outputs because the specification would imply operation with an input voltage at or about 1.5V
- (5) Quiescent current for LDO1, LDO2, LDO3, and LDO4 do not include shared functional blocks such as the bandgap reference.

10



AVS/DVS Switcher Characteristics

Unless otherwise noted, $V_{DD_A,_D}$, $V_{PVDD1,2}$, RESETN, ENABLE = 3.6V. Typical values and limits appearing in normal type apply for TJ = 25°C. Limits appearing in boldface type apply over the entire junction temperature range for operation, -40 to +125°C⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{OUT} Accuracy	Output Voltage	I _{OUT} = 200 mA, V _{OUT} = 1.2 V, V _{DD_A, _D} , V _{PVDD1,2} = 3.6 V	-4.1%	1.2	4.3%	V
V _{OUT} Range	Programmable Output Voltage Range	Programming Resolution = 4.7 mV	0.6	1.2	1.2	V
ΔV _{OUT}	Line regulation	2.7V < V _{DD_A, _D} , V _{PVDD1,2} <5.5 V, I _{OUT} = 10 mA		0.18		%/V
	Load regulation	V _{DD_A, _D} , V _{PVDD1,2} = 3.6 V I _{OUT} = 100-300 mA		0.011	690 635 750 1125	%/mA
IQ	Quiescent current consumption	I _{OUT} = 0 mA		15		μΑ
R _{DSON(P)}	P-FET resistance	V _{DD_A, _D} , V _{PVDD1,2} = VGS = 3.6 V		425	690	mΩ
R _{DSON(N)}	N-FET resistance	V _{DD_A, _D} , V _{PVDD1,2} = VGS = 3.6 V		345	635	mΩ
I _{LIM}	Switch peak current limit	2.7 V < V _{DD_A, _D} <5.5 V	350	520	750	mA
f _{OSC}	Internal oscillator frequency	PWM-mode	805	1000	1125	kHz
C _{OUT}	Output Capacitance	0 4 4 200 4		22		μF
	Output Capacitor ESR	0 mA ≤ I _{OUT} ≤ 300 mA	5		500	mΩ
L	Inductor inductance	0 mA ≤ I _{OUT} ≤ 300 mA		4.7		μH
R _{VFB}	V _{FB} pin resistance to ground		150		440	kΩ

⁽¹⁾ All voltages are with respect to the potential at the GND pin.

⁽²⁾ All limits are ensured by design, test and/or statistical analysis. All electrical characteristics having room-temperature limits are tested during production with TJ = 25C. All hot and cold limits are ensured by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

⁽³⁾ Capacitors: Low-ESR Surface-Mount Ceramic Capacitors are (MLCCs) used in setting electrical characteristics



N-Well Bias Characteristics

Unless otherwise noted, $V_{DD_A,_D}$, $V_{PVDD1,2}$, RESETN, ENABLE = 3.6V. Typical values and limits appearing in normal type apply for TJ = 25°C. Limits appearing in boldface type apply over the entire junction temperature range for operation, -40 to +125°C⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{OFFSET} Accuracy	Output Voltage Offset Tolerance	$V_{AVS} = 1.2 \text{ V}, V_{OFFSET} = -0.3 \text{ V}$ $Iout = 10 \mu\text{A}$ $2.7 \leq V_{DD_A, _D}, P_{VDD1,2} \leq 5.5 \text{ V}$	-0.363	-0.3	-0.266	V
	Line Regulation	$I_{OUT} = 10 \text{ uA}, V_{OFFSET} = -0.315$ 2.7 V \leq V_{DD_A, _D}, P_{VDD1,2} \leq 5.5 V		0.321		%/V
	Load Regulation	$V_{DD_A,_D}$, $P_{VDD1,2} = 3.6 \text{ V}$ VAVS = 1.2 V $0.1 \text{ uA} \leq \text{IOUT} \leq 10 \text{ uA}$		-0.107		%/mA
V _{OFFSET} Range	Programmable Output Voltage Offset: Referenced to V _{AVS}	Programming Resolution: See Register Table	-0.315	0	1	V
IQ	Quiescent Current			50		uA
I _{SOURCE/SINK}	Output Sourcing and Sinking Capability	$V_{\rm DD_A,\ _D}, P_{\rm VDD1,2}$ = 3.6 V, $V_{\rm OFFSET}$ = 1 V $V_{\rm OFFSET}$ > $V_{\rm OFFSET(NOM)}$ - 15 mV Steady State	3			mA
I _{SC (SOURCE)}	Output Source Short Circuit Limit	V _{DD_A, _D} , P _{VDD1,2} = 3.6 V, V _{NWELL} = 0 V, Steady State			42	mA
I _{SC (SINK)}	Output Sink Short Circuit Limit	V _{DD_A, _D} , P _{VDD1,2} = 3.6 V, V _{NWELL} = V _{DD_A} , Steady State			65	mA
C _{LOAD}	Output Capacitance Of Load	0 μA ≤I _{OUT} ≤ 3 uA	0.1	1	5	nF

All voltages are with respect to the potential at the GND pin. (1)

Product Folder Links: LP5551

All limits are ensured by design, test and/or statistical analysis. All electrical characteristics having room-temperature limits are tested during production with TJ = 25C. All hot and cold limits are ensured by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

Capacitors: Low-ESR Surface-Mount Ceramic Capacitors are (MLCCs) used in setting electrical characteristics



P-Well Characteristics

Unless otherwise noted, $V_{DD_A,_D}$, $V_{PVDD1,2}$, RESETN, ENABLE = 3.6V. Typical values and limits appearing in normal type apply for TJ = 25°C. Limits appearing in boldface type apply over the entire junction temperature range for operation, -40 to +125°C⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{OUT} Accuracy	Output Voltage Tolerance	$V_{OUT} = 0$ V, $I_{OUT} = 10 \mu A$ 2.7 \leq $V_{DD_A,_D}$, $P_{VDD1,2} \leq$ 5.5 V Bias Current Control bits = 00		0	0.035	V
	Line Regulation	$I_{OUT} = 10 \text{ uA}, V_{OUT} = 0.3 \text{ V}$ 2.7V $\leq V_{DD_A,_D}, P_{VDD1,2} \leq 5.5 \text{ V}$		0.159		%/V
	Load Regulation	$V_{DD_A,_D}$, $P_{VDD1,2} = 3.6 \text{ V}$ $V_{OUT} = 0.3 \text{ V}$ $0.1 \text{ uA} \le I_{OUT} \le 10 \text{ uA}$		0.011		%/µA
V _{OUT} Range	Programmable Output Voltage Offset: Referenced to Ground	0 mA ≤ I _{OUT} ≤ 10 uA Programming Resolution: See Register Map	-1	0	0.3	V
IQ	Quiescent Current	IOUT = 0, P-well Bias Current Control bits = 00		150	270	uA
I _{SINK}		$V_{DD_A,_D}$, $P_{VDD1,2}$ = 3.6 V Bias Current Control bits = 00 $V_{OUT} > V_{OUT(NOM)}$ - 15 mV ⁽⁴⁾	8			
	Output Sinking Conshility	$V_{DD_A,_D}$, $P_{VDD1,2} = 3.6 \text{ V}$ Bias Current Control bits = 01 $V_{OUT} > V_{OUT(NOM)}$ - 15 mV ⁽⁴⁾	36			- uA
	Output Sinking Capability	$V_{DD_A,_D}$, $P_{VDD1,2} = 3.6 \text{ V}$ Bias Current Control bits = 10 $V_{OUT} > V_{OUT(NOM)}$ - 15 mV ⁽⁴⁾	52			uA
		$V_{DD_A,_D}$, $P_{VDD1,2}$ = 3.6 V Bias Current Control bits = 11 $V_{OUT} > V_{OUT(NOM)}$ - 15 mV ⁽⁴⁾	80			
I _{SOURCE}	Output Source Capability	V _{DD_A, _D} , P _{VDD1,2} = 2.7 V	100			uA
C _{LOAD}	Output Capacitance of Load	0μA ≤ I _{OUT} ≤ 3 uA	0.1	1	5	nF

⁽¹⁾ All voltages are with respect to the potential at the GND pin.

⁽²⁾ All limits are ensured by design, test and/or statistical analysis. All electrical characteristics having room-temperature limits are tested during production with TJ = 25C. All hot and cold limits are ensured by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

Capacitors: Low-ESR Surface-Mount Ceramic Capacitors are (MLCCs) used in setting electrical characteristics

The output voltage is specified not to drop more than 15 mV (V_{OUT} < V_{OUT(NOM)} - 15 mV) while sinking the specified current.



Logic and Control Inputs

Unless otherwise noted, $V_{DD_A,_D}$, $V_{PVDD1,2}$, RESETN, ENABLE = 3.6V. Typical values and limits appearing in normal type apply for TJ = 25°C. Limits appearing in boldface type apply over the entire junction temperature range for operation, -40 to +125°C⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Units
PWI _{CLOCK}	Rated frequency	2.7 V ≤ V _{DD_A, _D} , V _{PVDD1,2} ≤ 5.5 V			15	MHz
V _{IL}	Input Low Level	ENABLE, RESETN, SPWI, SCLK 2.7 V ≤ V _{DD_A, _D} , V _{PVDD1,2} ≤ 5.5 V			0.4	V
V _{IH}	Input High Level	ENABLE, RESETN 2.7 V ≤ V _{DD_A, _D} , V _{PVDD1,2} ≤ 5.5 V	2			V
V _{IH_PWI}	Input High Level, PWI	SPWI, SCLK, 1.5 V ≤V _{O2} ≤ 3.3 V	V _{O2} -0.4V			V
I _{IL}	Logic Input Current	ENABLE, RESETN, 0 V \leq V _{DD_A, _D} , V _{PVDD1,2} \leq 5.5 V	-5		5	μA
I _{IL_PWI}	Logic Input Current, PWI	SPWI, SCLK, 1.5 V ≤ V _{O2} ≤ 3.3 V	-5		15	μA
R _{PD_PWI}	Pull-down resistance for PWI signals		0.5	1	2	ΜΩ
T _{EN_LOW}	Minimum low pulse width to enter STARTUP state	ENABLE pulsed high - low - high		10		µsec

- (1) All voltages are with respect to the potential at the GND pin.
- (2) All limits are ensured by design, test and/or statistical analysis. All electrical characteristics having room-temperature limits are tested during production with TJ = 25C. All hot and cold limits are ensured by correlating the electrical characteristics to process and temperature variations and applying statistical process control.
- (3) Capacitors: Low-ESR Surface-Mount Ceramic Capacitors are (MLCCs) used in setting electrical characteristics
- (4) Specified by design.

Logic and Control Outputs

Unless otherwise noted, $V_{DD_A,_D}$, $V_{PVDD1,2}$, RESETN, ENABLE = 3.6V. Typical values and limits appearing in normal type apply for TJ = 25°C. Limits appearing in boldface type apply over the entire junction temperature range for operation, -40 to +125°C⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V_{OL}	Output low level	PWROK, GPOx, SPWI, I _{SINK} ≤ 1 mA			0.4	V
V_{OH}	Output high level	PWROK, GPOx, I _{SOURCE} ≤ 1 mA	V _{BAT1} -0.4V			V
V _{OH_PWI}	Output high level, PWI	SPWI, I _{SOURCE} ≤ 1 mA	V _{O2} -0.4V			V

- (1) All voltages are with respect to the potential at the GND pin.
- (2) All limits are ensured by design, test and/or statistical analysis. All electrical characteristics having room-temperature limits are tested during production with TJ = 25C. All hot and cold limits are ensured by correlating the electrical characteristics to process and temperature variations and applying statistical process control.
- (3) Capacitors: Low-ESR Surface-Mount Ceramic Capacitors are (MLCCs) used in setting electrical characteristics
- (4) Specified by design.



Simplified Functional Diagram




Figure 4. Simplified Functional Diagram



Typical Performance Characteristics

Unless otherwise stated: $V_{IN} = 3.6V$




Figure 5.




Figure 6.




Figure 7.





Figure 8.

Load Transient Response V_{O2/4}



100 mV/DIV V_{02} 100 mA/DIV I_{OUT} 20 μs/DIV

Figure 10.

Submit Documentation Feedback

Copyright © 2006-2013, Texas Instruments Incorporated



Typical Performance Characteristics (continued)

Unless otherwise stated: $V_{IN} = 3.6V$




Figure 11.





Figure 13.






Figure 12.




Figure 14.




Figure 16.



Typical Performance Characteristics (continued)

Unless otherwise stated: $V_{IN} = 3.6V$




Figure 17.




Figure 18.





Figure 19.






Figure 21.






Figure 22.



Typical Performance Characteristics (continued)







LP5551 PWI Register Map

The PWI standard supports sixteen 8-bit registers on the PWI slave. The table below summarizes these registers and shows default register bit values after reset. The following sub-sections provide additional detail on the use of each individual register.

Table 1. Summary

Register	Register	Posistor Hoose	Turne	Reset Default Value							
Address	Name	Register Usage	Туре	7	6	5	4	3	2	1	0
0x0	R0	Core voltage	R/W	0	1	1	1	1	1	1	1
0x1	R1	Unused	R/W	-	-	-	-	-	-	-	-
0x2	R2	Memory retention voltage	R/W	0	1	1	0	0	-	-	-
0x3	R3	Status register	R/O	0	0	0	0	1	1	1	1
0x4	R4	PWI version number	R/O	0	0	0	0	0	0	0	1
0x5	R5	N-well Bias	R/W	0	0	0	0	0	0	-	-
0x6	R6	P-well Bias	R/W	0	0	0	0	0	0	-	-
0x7	R7	LDO2 voltage	R/W	0	1	1	1	1	-	-	-
0x8	R8	LDO1 voltage	R/W	0	0	1	0	1	-	-	-
0x9	R9	PFM/PWM force	R/W	0	0	-	-	-	-	-	-
0xA	R10	SW_DVS voltage	R/W	-	-	-	-	-	-	-	-
0xB	R11	Enable Control	R/W	-	-	1	1	1	1	1	1
0xC	R12	LDO 4 voltage	R/W	0	1	1	1	1	-	-	-
0xD	R13	GPO Control	R/W	0	0	0	0	0	0	0	0
0xE	R14	Reserved	R/W	-	-	-	-	-	-	-	-
0xF	R15	Reserved	R/W	-	-	-	-	-	-	-	-

R0 - Core Voltage Register

Address 0x0

Type R/W

Reset Default 8h'7F

Bit	Field Name	De	Description or Comment		
7	Sign	This bit is fixed to '0'. Reading this bit will result in a '0'. Any data written into this bit position using the Register Write command is ignored.			
6:0	Voltage	Core voltage value. Default value is	s in bold .		
		Voltage Data Code [7:0]	Voltage Value (V)		
		7h'00	0.6		
		7h'xx	Linear scaling		
		7h'7f	1.2 (default)		

R1 - Unused Register

Address 0x1

Type R/W

Reset Default 8h'00

Bit	Field Name	Description or Comment
7:0	Unused	Write transactions to this register are ignored. Read transactions will return a "No Response Frame." A no response frame contains all zeros (see PWI 1.0 specification).



R2 – VO3 Voltage Register (Memory Retention Voltage)

Address 0x2

Type R/W

Reset Default 8h'60

Bit	Field Name	De	scription or Comment		
7	Sign	This bit is fixed to '0'. Reading this I position using the Register Write co	bit will result in a '0'. Any data written into this bit ommand is ignored.		
6:3	Voltage		Fixed voltage value. A code of all ones indicates maximum voltage while a code of all zer indicates minimum voltage. Default value is in bold .		
		Voltage Data Code [6:3]	Voltage Value (volts)		
		4h'0	0.6		
		4h'1	0.65		
		4h'2	0.7		
		4h'3	0.75		
		4h'4	0.8		
		4h'5	0.85		
		4h'6	0.9		
		4h'7	0.95		
		4h'8	1		
		4h'9	1.05		
		4h'A	1.1		
		4h'B	1.15		
		4h'C	1.20 (default)		
		4h'D	1.25		
		4h'E	1.3		
		4h'F	1.35		
2:0	Unused	These bits are fixed to '0'. Reading these bits will result in a '000'. Any data written into these bits using the Register Write command is ignored.			

R3 - Status Register

Address 0x3

Type Read Only

Reset Default 8h'0F

Bit	Field Name	Description or Comment	
7	Reserved	Reserved, read returns 0	
6	Reserved	Reserved, read returns 0	
5	User Bit	Unused, read returns 0	
4	User Bit	Unused, read returns 0	
3	Fixed OK	Unused, read returns 1	
2	IO OK	Unused, read returns 1	
1	Memory OK	Unused, read returns 1	
0	Core OK	Unused, read returns 1	



R4 - PWI Version Number Register

Address 0x4

Type Read Only

Reset Default 8h'01

Bit	Field Name	Description or Comment
7:0		Read transaction will return 8h'01 indicating PWI 1.0 specification. Write transactions to this register are ignored.

R5 - N-Well Bias Register

Address 0x5

Type R/W

Reset Default 8h'00

Bit	Field Name		Description or Commen	t
7	Sign	1: Negative offset 0: Positive offset		
6:2	Voltage	Sign Data Code [7]	Voltage Data Code [6:2]	Voltage Offset from core voltage
		0	5h'19 – 5h'1f	1 V
			5h'01 – 5h'18	0.042 - 1 V, 0.042 V steps
			5h'00	Active clamp to SW_AVS (default)
		1	5h'00	0V
			5h'01 – 5h'0f	-0.0210.315V, -0.021 V steps
			5h'10 -5h'1f	-0.315 V
0:1	Unused			

R6 - P-Well Bias Register

Address 0x6

Type R/W

Reset Default 8h'00

Bit	Field Name		Description or Comment	
7	Sign	1: Negative offset 0: Positive offset		
6:2	Voltage	Sign Data Code [7]	Voltage Data Code [6:2]	Voltage Offset from ground
		0	5h'10 -5h'1f	0.3 V
			5h'01 – 5h'0f	0.021 - 0.3V, 0.021 V steps
			5h'00	Active clamp to ground (default)
		1	5h'00	0 V
			5h'01 – 5h'18	-0.0421 V, -0.042 V steps
			5h'19 – 5h'1f	-1 V
0:1	Unused			



R7 - VO2 Voltage Register (I/O Voltage)

Address 0x7

Type R/W

Reset Default 8h'78

Bit	Field Name	De	scription or Comment		
7	Sign	This bit is fixed to '0'. Reading this bit will result in a '0'. Any data written into this bit position using the Register Write command is ignored.			
6:3	Voltage		Fixed voltage value. A code of all ones indicates maximum voltage while a code of all zero indicates minimum voltage. Default value is in bold.		
		Voltage Data Code [6:3]	Voltage Value (volts)		
		4h'0	1.5		
		4h'1	1.5		
		4h'2	1.5		
		4h'3	1.5		
		4h'4	1.6		
		4h'5	1.7		
		4h'6	1.8		
		4h'7	1.9		
		4h'8	2		
		4h'9	2.1		
		4h'A	2.2		
		4h'B	2.3		
		4h'C	2.5		
		4h'D	2.8		
		4h'E	3		
		4h'F	3.3 (default)		
2:0	Unused	These bits are fixed to '0'. Reading these bits will result in a '000'. Any data written into these bits using the Register Write command is ignored.			



R8 - VO1 Voltage Register (PLL/Fixed Voltage)

Address 0x8

Type R/W

Reset Default 8h'28

Bit	Field Name	De	scription or Comment
7	Sign	This bit is fixed to '0'. Reading this position using the Register Write co	bit will result in a '0'. Any data written into this bit ommand is ignored.
6:3	Voltage	Fixed voltage value. A code of all o indicates minimum voltage. Default	nes indicates maximum voltage while a code of all zero value is in bold.
		Voltage Data Code [6:3]	Voltage Value (volts)
		4h'0	0.7
		4h'1	0.8
		4h'2	0.9
		4h'3	1
		4h'4	1.1
		4h'5	1.2 (default)
		4h'6	1.3
		4h'7	1.4
		4h'8	1.5
		4h'9	1.6
		4h'A	1.7
		4h'B	1.8
		4h'C	1.9
		4h'D	2
		4h'E	2.1
		4h'F	2.2
2:0	Unused	These bits are fixed to '0'. Reading these bits using the Register Write	these bits will result in a 3b'000. Any data written into command is ignored.

R9– PFM/PWM Force Register

Address 0x9

Type R/W

Reset Default 8h'00

Bit	Field Name		Description or Comm	nent			
7:4	Unused	These bits are fixed to '0'. Reading these bits will result in a '000000'. Any data written in using the Register Write command is ignored.					
3:2	AVS PFM/PWM		PFM Force (bit 3)	PWM Force (bit 2)			
	Force	Automatic Transition	0	0			
		Automatic Transition	1	1			
		Forced PFM Mode	1	0			
		Forced PWM Mode	0	1			
1:0	DVS PFM/PWM		PFM Force (bit 1)	PWM Force (bit 0)			
	Force	Automatic Transition	0	0			
		Automatic Transition	1	1			
		Forced PFM Mode	1	0			
		Forced PWM Mode	0	1			



R10 - SW_DVS Voltage Register

Address 0xA

Type R/W

Reset Default 8h'7F

Bit	Field Name	Descrip	Description or Comment			
7	Sign	This bit is fixed to '0'. Reading this bit will result in a '0'. Any data written into this bit position using the Register Write command is ignored.				
6:0	Voltage	DVS voltage value. Default value is in bold.				
		Voltage Data Code [6:0]	Voltage Value (V)			
		7h'00	0.6			
		7h'xx	Linear scaling			
		7h'7f	1.2 (default)			

R11 - Enable Control Register

Address 0xB

Type R/W

Reset Default 8h'3F

Bit	Field Name	Description or Comment		
7:6	Unused			
5	R10 Enable (DVS Switcher)	1: DVS switching regulator is enabled		
		0: DVS switching is disabled		
4	R9 Enable (LDO 4)	1: LDO 4 regulator is enabled		
		0: LDO 4 regulator is disabled		
3	R8 Enable (LDO 1)	1: LDO 1 regulator is enabled		
		0: LDO 1 regulator is disabled		
2	R6 Enable (P-Well bias)	1: P-Well bias is enabled		
		0: P-Well bias is clamped to ground <which ground?=""></which>		
1	R5 Enable (N-Well bias)	1: N-Well bias is enabled		
		0: N-Well bias tracks register R0 (AVS switcher voltage)		
0	R2 Enable (Memory Retention)	1: Memory Retention regulator is enabled		
		0: Memory Retention regulator is disabled		

Product Folder Links: LP5551



R12 – LDO4 Voltage Register

Address 0xC

Type R/W

Reset Default 8h'78

Bit	Field Name	De	escription or Comment			
7	Sign	This bit is fixed to '0'. Reading this be position using the Register Write co	bit will result in a '0'. Any data written into this bit ommand is ignored.			
6:3	Voltage	Fixed voltage value. A code of all ones indicates maximum voltage while a code of all indicates minimum voltage. Default value is in bold.				
		Voltage Data Code [6:3]	Voltage Value (volts)			
		4h'0	1.5			
		4h'1	1.5			
		4h'2	1.5			
		4h'3	1.5			
		4h'4	1.6			
		4h'5	1.7			
		4h'6	1.8			
		4h'7	1.9			
		4h'8	2			
		4h'9	2.1			
		4h'A	2.2			
		4h'B	2.3			
		4h'C	2.5			
		4h'D	2.8			
		4h'E	3			
		4h'F	3.3 (default)			
2:0	Unused					

R13 - GPO Control

Address 0xD

Type R/W

Reset Default 8h'00

Bit	Field Name		Description or Con	nment			
7:6	Unused						
5:4	P-Well Sink		These bits set the maximum sink current capability for the P-Wel				
	Current Control		bit 5	bit 4			
		Nominal	0	0			
		36 uA	0	1			
		52 uA	1	0			
		80 uA	1	1			
3	GPO_3 control	Drives high to V	DD_D				
2	GPO_2 control	Drives high to V	Drives high to V_{DD_D} Drives high to V_{DD_D}				
1	GPO_1 control	Drives high to V					
0	GPO_0 control	Drives high to V	DD_D				

www.ti.com

R14 - Reserved

Address 0xE

Type R/W

Reset Default 8h'00

Bit	Field Name	Description or Comment
7:0	Unused	Write transactions to this register are ignored. Read transactions will return a "No Response Frame." A no response frame contains all zeros (see PWI 1.0 specification) frame.

R15 - Manufacturer Register

Adress 0xF

Type R/W

Reset Default 8h'00

i	Bit	Field Name	Description or Comment
	7:0	Reserved	Do not write to this register

Operation Description

DEVICE INFORMATION

The LP5551 is a PowerWise Interface (PWI) compliant power management unit (PMU) for application or baseband processors in mobile phones or other portable equipment. It operates cooperatively with processors using TI's Advanced Power Controller (APC) to provide Adaptive or Dynamic Voltage Scaling (AVS, DVS) which drastically improves processor efficiencies compared to conventional power delivery methods. The LP5551 consists of a high efficiency switching DC/DC buck converter to supply the AVS or DVS voltage domain, three LDOs for supplying the logic, PLL, and memory, and PWI registers and logic.

OPERATION STATE DIAGRAM

The LP5551 has four operating states: Start-up, Active, Sleep and Standby.

The Start-up state is the default state after reset. All regulators are off and PWROK output is '0'. The device will power up when the external enable-input is pulled high. After the power-up sequence LP5551 enters the Active state.

In the Active state all regulators are on and PWROK-output is '1'. Immediately after Start-up the output voltages are at their default levels. LP5551 can be turned off by supplying the Shutdown command over PWI, or by setting ENABLE and/or RESETN to '0'. The LP5551 can be switched to the Sleep state by issuing the Sleep command.

In the Sleep state the core voltage regulator is off, but the PWROK output is still '1'. The memory voltage regulator (VO3) provides the programmed memory retention voltage. LDO1 and LDO2 are on. The LP5551 can be activated from the Sleep state by giving the Wake-up command. This resumes the last programmed Active state configuration. The device can also be switched off by giving the Shutdown command, or by setting ENABLE and/or RESETN to '0'

In the Shutdown-state all output voltages are '0', and PWROK-signal is '0' as well. The LP5551 can exit the Shutdown-state if either ENABLE or RESETN is '0'. In either case the device moves to the Start-up state. See Figure 27.

Figure 25 shows the LP5551 state diagram. The figure assumes that supply voltage to the regulator IC is in the valid range.




Figure 25. LP5551 State Diagram

VOLTAGE SCALING

The LP5551 is designed to be used in a voltage scaling system to lower the power dissipation of baseband or application processors in mobile phones or other portable equipment. By scaling supply voltage with the clock frequency of a processor, dramatic power savings can be achieved. Two types of voltage scaling are supported, dynamic voltage scaling (DVS) and adaptive voltage scaling (AVS). DVS systems switch between precharacterized voltages which are paired to clock frequencies used for frequency scaling in the processor. AVS systems track the processor performance and optimize the supply voltage to the required performance. AVS is a closed loop system that provides process and temperature compensation such that for any given processor, temperature, or clock frequency, the minimum supply voltage is delivered.

DIGITALLY CONTROLLED VOLTAGE SCALING

The LP5551 delivers fast, controlled voltage scaling transients with the help of a digital state machine. The state machine automatically optimizes the control loop in the LP5551 switching regulator to provide large signal transients with minimal over- and undershoot. This is an important characteristic for voltage scaling systems that rely on minimal over- and undershoot to set voltages as low as possible and save energy.

LARGE SIGNAL TRANSIENT RESPONSE

The switching converter in the LP5551 is designed to work in a voltage scaling system. This requires that the converter has a well controlled large signal transient response. Specifically, the under- and over-shoots have to be minimal or zero while maintaining settling times less than 100 usec. Typical response plots are shown in the Typical Performance Characteristics section.



PowerWise™ INTERFACE

To support DVS and AVS, the LP5551 is programmable via the low power, 2 wire PowerWise Interface (PWI). This serial interface controls the various voltages and states of all the regulators in the LP5551. In particular, the switching regulator voltage can be controlled between 0.6V and 1.2V in 128 steps (linear scaling). This high resolution voltage control affords accurate temperature and process compensation in AVS. The LDO voltages can also be set, however they are not intended to be dynamic in operation. The LP5551 supports the full command set as described in PWI 1.0 specification:

- · Core Voltage Adjust
- Reset
- Sleep
- Shutdown
- Wakeup
- · Register Read
- Register Write
- Authenticate
- Synchronize

PWM/PFM OPERATION

The switching converter in the LP5551 has two modes of operation: pulse width modulation (PWM) and pulse frequency modulation (PFM). In PWM the converter switches at 1MHz. Each period can be split into two cycles. During the first cycle, the high-side switch is on and the low-side switch is off, therefore the inductor current is rising. In the second cycle, the high-side switch is off and the low-side switch is on causing the inductor current to decrease. The output ripple voltage is lowest in PWM mode Figure 26. As the load current decreases, the converter efficiency becomes worse due to the increased percentage of overhead current needed to operate in PWM mode. The LP5551 can operate in PFM mode to increase efficiency at low loads.

By default, the part will automatically transition into PFM mode when either of two conditions occurs for a duration of 32 or more clock cycles:

- A. The inductor valley current goes below 0 A
- B. The peak PMOS switch current drops below the I_{MODE} level:

$$I_{MODE} < 26 \text{ mA} + \frac{V_{IN}}{50\Omega} \text{ (typ)}$$
 (1)

During PFM operation, the converter positions the output voltage slightly higher than the nominal output voltage during PWM operation, allowing additional headroom for voltage drop during a load transient from light to heavy load. The PFM comparators sense the output voltage via the feedback pin and control the switching of the output FETs such that the output voltage ramps between 0.8% and 1.6% (typ) above the nominal PWM output voltage. If the output voltage is below the 'high' PFM comparator threshold, the PMOS power switch is turned on. It remains on until the output voltage exceeds the 'high' PFM threshold or the peak current exceeds the I_{PFM} level set for PFM mode. The peak current in PFM mode is:

$$I_{PFM} = 117 \text{ mA} + \frac{V_{IN}}{64\Omega} \text{ (typ)}$$
 (2)






Figure 26. Operation in PFM Mode and Transfer to PWM Mode

APPLICATION INFORMATION

PWM/PFM FORCE REGISTER (R9)

By default, the LP5551 automatically transitions between PFM and PWM to optimize efficiency. The PWM/PFM force register (R9) provides the option to override the automatic transition and force PFM or PWM operation (see R9– PFM/PWM Force Register declaration). Note that if the operating mode of the regulator is forced to be PFM then the switch current limit is reduced to 100 mA (50 mA average load current).

EN/RESETN

The LP5551 can be shutdown via the ENABLE or RESETN pins, or by issuing a shutdown command from PWI. To disable the LP5551 via hardware (as opposed to the PWI shutdown command), pull the ENABLE and/or the RESETN pin(s) low. To enable the LP5551, both the ENABLE and the RESETN pins must be high. Once enabled, the LP5551 engages the power-up sequence and all voltages return to their default values.

When using PWI to issue a shutdown command, the PWI will be disabled along with the regulators in the LP5551. To re-enable the part, either the ENABLE, RESETN, or both pins must be toggled (high – low – high). The part will then enter the power-up sequence and all voltages will return to their default values. Figure 27 summarizes the ENABLE/RESETN control.

The ENABLE and RESETN pins provide flexibility for system control. In larger systems such as a mobile phone, it can be advantageous to enable/disable a subsystem independently. For example, the LP5551 may be powering the applications processor in a mobile phone. The system controller can power down the applications processor via the ENABLE pin, but leave on other subsystems. When the phone is turned off or in a fault condition, the system controller can have a global reset command that is connected to all the subsystems (RESETN for the LP5551). However, if this type of control is not needed, the ENABLE and RESETN pins can be tied together and used as a single enable/disable pin.






Figure 27. ENABLE and RESETN operation

INDUCTOR

A 4.7uH inductor should be used with the LP5551. The inductor should be rated to handle the peak load current plus the ripple current:

$$\begin{split} I_{L(MAX)} &= I_{LOAD(MAX)} + \Delta i_{L(MAX)} \\ &= I_{LOAD(MAX)} + \frac{D \times (V_{IN(MAX)} - V_{OUT})}{2 \times L \times f_S} \\ &= I_{LOAD(MAX)} + \frac{D \times (V_{IN(MAX)} - V_{OUT})}{9.4} \quad (A), \\ &\qquad \qquad \left\{ \begin{array}{l} f_S = 1 \text{ MHz}, \\ L = 4.7 \text{ } \mu \text{H} \end{array} \right. \end{split}$$

CURRENT LIMIT

The switching converter in the LP5551 detects the peak inductor current and limits it for protection (see General Electrical Characteristics table and/or Typical Performance Characteristics section). To determine the average current limit from the peak current limit, the inductor size, input and output voltage, and switching frequency must be known. The LP5551 is designed to work with a 4.7uH inductor, so:

$$\begin{split} I_{\text{CL_AVG}} &= I_{\text{CL_PK}} - \Delta i_{\text{L}} \\ &= I_{\text{CL_PK}} - \frac{D \times (V_{\text{IN}} - V_{\text{OUT}})}{2 \times L \times f_{\text{S}}} \\ &\approx 0.4 - \frac{D \times (V_{\text{IN}} - V_{\text{OUT}})}{9.4}, \begin{cases} f_{\text{S}} = 1 \text{ MHz}, \\ L = 4.7 \text{ } \mu\text{H} \end{cases} \end{split}$$
(4)

INPUT CAPACITOR

The input capacitor to the switching converter supplies the AC switching current drawn from the switching action of the internal power FETs. The input current of a buck converter is discontinuous, so the ripple current supplied by the input capacitor is large. The input capacitor must be rated to handle this current:

$$I_{RMS_CIN} = I_{OUT} \frac{\sqrt{V_{OUT} \times (V_{IN} - V_{OUT})}}{V_{IN}}$$
 (A)

The power dissipated in the input capacitor is given by:

$$P_{D_{CIN}} = I_{RMS_{CIN}}^2 \times R_{ESR_{CIN}} (W)$$
(6)

The input capacitor must be rated to handle both the RMS current and the dissipated power. A 22 μ F ceramic capacitor is recommended for the LP5551.

Copyright © 2006–2013, Texas Instruments Incorporated



OUTPUT CAPACITOR

The switching converters in the LP5551 are designed to be used with a 22uF ceramic output capacitor. The dielectric should be X5R, X7R, or comparable material to maintain proper tolerances. The output capacitor of the switching converter absorbs the AC ripple current from the inductor and provides the initial response to a load transient. The ripple voltage at the output of the converter is the product of the ripple current flowing through the output capacitor and the impedance of the capacitor. The impedance of the capacitor can be dominated by capacitive, resistive, or inductive elements within the capacitor, depending on the frequency of the ripple current. Ceramic capacitors are predominately used in portable systems and have very low ESR and remain capacitive up to high frequencies.

The switcher peak - to - peak output voltage ripple in steady state can be calculated as:

$$V_{PP} = I_{LPP} (R_{ESR} + \frac{1}{F_S \times 8 \times C_{OUT}})$$
 (7)

LDO INFORMATION

The LDOs included in the LP5551 provide static supply voltages for various functions in the processor. Use the following sections to determine loading and external components.

LDO LOADING CAPABILITY

The LDOs in the LP5551 can regulate to a variety of output voltages, depending on the need of the processor. These voltages can be programmed through the PWI. Table 1 summarizes the parameters of the LP5551 LDOs.

	Table 2. LDO Farameters									
	PWI Register	Output voltage range	Recommended Maximum Output Current	Dropout Voltage (typical)	Typical Load					
LDO1	R8	0.6 V – 2.2 V	100 mA	200 mV	PLL					
LDO2	R7	1.5 V – 3.3 V	250 mA	150 mV	I/O					
LDO3	R2	V _{OSW} + 0.05 V ⁽¹⁾ 0.7 V - 1.35 V ⁽²⁾	50 mA	200 mV	Memory/Memory retention					
LDO4	R12	1.5 V – 3.3 V	250 mA	150 mV	User defined					

Table 2 I DO Parameters

LDO OUTPUT CAPACITOR

The output capacitor sets a low frequency pole and a high frequency zero in the control loop of an LDO. The capacitance and the equivalent series resistance (ESR) of the capacitor must be within a specified range to meet stability requirements. The LDOs in the LP5551 are designed to be used with ceramic output capacitors. The dielectric should be X5R, X7R, or comparable material to maintain proper tolerances. Use the following table to choose a suitable output capacitor:

Table 3. Output Capacitor Selection Guide

	Output Capacitance Range (Recommended Typical Value)	ESR range
LDO1	1 μF – 20 μF (2.2 μF)	5 mohm – 500 mohm
LDO2	2 μF – 20 μF (4.7 μF)	5 mohm – 500 mohm
LDO3	0.7 μF – 2.2 μF (1.0 μF)	5 mohm- 500 mohm
LDO4	2 μF – 20 μF (4.7 μF)	5 mohm – 500 mohm

⁽¹⁾ LDO3 tracks the switching converter output voltage (V_{OSW}) plus a 50 mV offset when the LP5551 is in active state.

⁽²⁾ LDO3 regulates at the set memory retention voltage when the LP5551 is in shutdown state.



BOARD LAYOUT CONSIDERATIONS




Figure 28. Board Layout Design Recommendations for the LP5551



REVISION HISTORY

Ch	changes from Revision A (April 2013) to Revision B				
•	Changed layout of National Data Sheet to TI format	;	33		



PACKAGE OPTION ADDENDUM

7-Oct-2013

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LP5551SQ/NOPB	ACTIVE	WQFN	NJK	36	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	LP5551SQ	Samples
LP5551SQX/NOPB	ACTIVE	WQFN	NJK	36	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	LP5551SQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Sep-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP5551SQ/NOPB	WQFN	NJK	36	250	178.0	16.4	6.3	6.3	1.5	12.0	16.0	Q1
LP5551SQX/NOPB	WQFN	NJK	36	2500	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q1

www.ti.com 23-Sep-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
LP5551SQ/NOPB	WQFN	NJK	36	250	213.0	191.0	55.0	
LP5551SQX/NOPB	WQFN	NJK	36	2500	367.0	367.0	38.0	



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>