

# LP3992 Micropower 1.5V CMOS Voltage Regulator with Shutdown Control

Check for Samples: LP3992

#### **FEATURES**

- Operation from a Low Input Voltage; 1.9V
- Low Quiescent Current; 29µA Typical
- Stable with a Ceramic Capacitor
- · Logic Controlled Shutdown
- Fast Turn ON and OFF
- Thermal-Overload and Short Circuit Protection
- 5 Pin SOT-23 Package
- -40°C to +125°C Junction Temperature Range

#### DESCRIPTION

The LP3992 regulator is designed to meet the requirements of portable, battery-powered systems providing an accurate output voltage, low noise, and low quiescent current. Battery life will be prolonged by the ability of the LP3992 to provide a 1.5V output from the low input voltage of 1.9V. Additionally, when switched to a shutdown mode via a logic signal at the shutdown pin, the power consumption is reduced to virtually zero. The LP3992 also features short-circuit and thermal-shutdown protection.

The LP3992 is designed to be stable with space saving ceramic capacitors as small as 1.0µF.


The device is available in a 5-pin, SOT-23 package. Performance is specified for a -40°C to 125°C temperature range.

For output voltages other than 1.5V and alternative package options, contact TI.

**Table 1. Key Specifications** 

|                                 | -               |               |
|---------------------------------|-----------------|---------------|
|                                 | VALUE           | UNIT          |
| Input range                     | 1.9–5.2         | V             |
| Accurate output voltage         | $1.5V \pm 0.09$ | V             |
| Quiescent current in shutdown   | Less than 1.5   | μΑ            |
| Stable with an output capacitor | 1               | μF            |
| Guaranteed output current       | 30              | mA            |
| Low output voltage Noise        | 300             | $\mu V_{RMS}$ |

### **Typical Application Circuit**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



#### **PIN DESCRIPTIONS**

| Pin No | Pin No Symbol Name and Function |   |  |  |  |  |
|--------|---------------------------------|---|--|--|--|--|
| 1      | $V_{IN}$                        | Voltage Supply Input  |  |  |  |  |
| 2      | GND                             | Common Ground   |  |  |  |  |
| 3      | SD                              | Shutdown input; Disables the regulator when ≤ 0.4V. Enables the regulator when ≥ 1.15V.   |  |  |  |  |
| 4      | C <sub>OUT</sub>                | Output capacitor connection. Internally Connected to $V_{OUT}$ connection. This is the recommended device connection for the 1.0 $\mu$ F output capacitor to guarantee a stable output. |  |  |  |  |
| 5      | V <sub>OUT</sub>                | Voltage output. Connect this output to the load circuit.  |  |  |  |  |

## **Connection Diagram**




Figure 1. 5-Pin SOT-23 Package (DBV) – Top View See Package Number DBV0005A



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



# Absolute Maximum Ratings (1)(2)(3)

| Input Voltage                     | -0.3 to 6.5V                                   |
|-----------------------------------|--|
| Output Voltage                    | -0.3 to (V <sub>IN</sub> + 0.3V) to 6.5V (max) |
| Shutdown Input Voltage            | -0.3 to 6.5V                                   |
| Junction Temperature              | 150°C  |
| Lead Temp. (4)                    | 260°C  |
| Storage Temperature               | -65 to 150°C                                   |
| Thermal Resistance (5)            |  |
| $\theta_{JA}$                     | 220°C/W  |
| Maximum Power Dissipation at 25°C | 568mW  |
| ESD (6)                           |  |
| Human Body Model                  | 2KV  |
| Machine Model                     | 200V   |

- (1) All Voltages are with respect to the potential at the GND pin.
- (2) Absolute Maximum Ratings are limits beyond which damage can occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics.
- (3) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- (4) The package can pass MSL (moisture sensitivity level) 1 at 260°C. Additional information on lead temperature can be obtained from TI web pages: http://www.national.com/packaging/general.html and http://www.national.com/packaging/plastic.html
- (5) The Maximum power dissipation of the device is dependant on the maximum allowable junction temperature for the device and the ambient temperature. This relationship is given by the formula
  P<sub>D</sub> = (T<sub>J</sub> T<sub>A</sub>)/θ<sub>JA</sub>
  - Where  $T_J$  is the junction temperature,  $T_A$  is the ambient temperature, and  $\theta JA$  is the junction-to-ambient thermal resistance. The Maximum Power dissipation across the device related to the operational conditions can be calculated using the formula  $P_D = (V_{IN(MAX)} V_{OUT(MAX)})^* (I_{OUT(MAX)})$ .
  - Substituting the device values gives the max power dissipation = (5.2V 1.5V)(0.03) = 0.111W. This figure for Maximum power dissipation can be used to derive the maximum ambient temperature. For the 5 pin SOT-23 package,  $\theta_{JA} = 220^{\circ}C/W$ ; thus, for this device the maximum temperature difference,  $(T_J T_A)$ , is  $24.4^{\circ}C$ , (0.111 \* 220). This gives the maximum ambient temperature for operation as  $100.6^{\circ}C$ , (125 24.4). Similarly the numbers for the absolute maximum case can be derived using a figure of  $150^{\circ}C$  for the junction temperature.
- (6) The human body is 100pF discharge through 1.5kW resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin.

## Operating Conditions(1)

| - I                       |                |
|---------------------------|----------------|
| Input Voltage             | 1.9 to 5.2V    |
| Shutdown Input Voltage    | 0 to 6.0V      |
| Junction Temperature      | -40°C to 125°C |
| Power Dissipation at 25°C | 454mW          |

(1) Absolute Maximum Ratings are limits beyond which damage can occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see Electrical Characteristics.

Product Folder Links: LP3992



#### **Electrical Characteristics**

Unless otherwise noted,  $V_{SD}$  = 1.15,  $V_{IN}$  =  $V_{OUT}$  + 1.0V,  $C_{IN}$  = 1  $\mu F$ ,  $I_{OUT}$  = 1 mA,  $C_{OUT}$  = 1  $\mu F$ .

Typical values and limits appearing in normal type apply for T<sub>J</sub> = 25°C. Limits appearing in **boldface** type apply over the full temperature range for operation, -40 to +125°C. (1)

| Compleal              | Domostos.                                  | Conditions  | T     | Li    | Units |                   |  |
|-----------------------|--|---|-------|-------|-------|-------------------|--|
| Symbol                | Parameter                                  | Conditions  | Тур   | Min   | Max   | Units             |  |
| V <sub>IN</sub>       | Input Voltage                              |   |       | 1.9   | 5.2   | V                 |  |
| $\Delta V_{OUT}$      | Output Voltage Tolerance                   | Over full line and load regulation.   |       | -90   | +90   | mV                |  |
|                       | Line Regulation Error                      | $V_{IN} = (V_{OUT(NOM)} + 1.0V)$ to 5.2V,<br>$I_{OUT} = 1$ mA               |       | -0.27 | +0.27 | %/V               |  |
|                       | Load Regulation Error                      | I <sub>OUT</sub> = 1mA to 30mA  | 100   |       | 220   | μV/mA             |  |
| I <sub>LOAD</sub>     | Load Current                               | See (2) and (3)   |       | 0     |       | μΑ                |  |
| IQ                    | Quiescent Current                          | V <sub>SD</sub> = 1.15V, I <sub>OUT</sub> = 0mA                             | 26    |       |       |                   |  |
|                       |  | V <sub>SD</sub> = 1.15V, I <sub>OUT</sub> = 30mA                            | 29    |       | 50    | μA                |  |
|                       |  | V <sub>SD</sub> = 0.4V  | 0.003 |       | 1.5   |                   |  |
| I <sub>SC</sub>       | Short Circuit Current Limit                | See (4)   | 90    |       |       | mA                |  |
| PSRR                  | Power Supply Rejection Ratio               | f = 1kHz, I <sub>OUT</sub> = 30mA   | 40    |       |       | 15                |  |
|                       |  | f = 20kHz, I <sub>OUT</sub> = 30mA  | 30    |       |       | dB                |  |
| E <sub>EN</sub>       | Output noise Voltage (3)                   | BW = 10Hz to 1000kHz,<br>V <sub>IN</sub> = 4.2V                             | 300   |       |       | μV <sub>RMS</sub> |  |
| T <sub>SHUTDOWN</sub> | Thermal Shutdown Temperature               |   | 160   |       |       |                   |  |
|                       | Thermal Shutdown Hysteresis                |   | 20    |       |       | °C                |  |
| <b>Enable Cont</b>    | rol Characteristics                        |   | -     |       |       |                   |  |
| I <sub>SD</sub>       | Maximum Input Current at SD Input          | $V_{EN} = 0.0V$ and $V_{IN} = 5.2V$   | 0.001 |       |       | μA                |  |
| $V_{IL}$              | Low Input Threshold                        | V <sub>IN</sub> = 1.8V to 5.2V  |       |       | 0.4   | V                 |  |
| V <sub>IH</sub>       | High Input Threshold                       | V <sub>IN</sub> = 1.8 to 5.2V   |       | 1.15  |       | V                 |  |
| Timing Char           | acteristics                                |   |       |       |       |                   |  |
| T <sub>ON1</sub>      | Turn On Time (3)                           | 50 to 85% of V <sub>OUT(NOM)</sub> (5)                                      |       |       | 15    |                   |  |
| T <sub>ON2</sub>      |  | To 95% Level <sup>(6)</sup>   | 40    |       |       | μS                |  |
| T <sub>OFF1</sub>     | Turn Off Time (3)                          | 85 to 50% of V <sub>OUT(NOM)</sub> (7)                                      |       |       | 15    | 0                 |  |
| T <sub>OFF2</sub>     |  | 95 to 5% Level <sup>(8)</sup>   | 40    |       |       | μS                |  |
| Transient             | Line Transient Response  δV <sub>OUT</sub> | $T_{rise} = T_{fall} = 10 \mu S^{(3)}$                                      |       |       | 60    |                   |  |
| Response              | Load Transient Response  δV <sub>OUT</sub> | $T_{rise} = T_{fall} = 1\mu S$<br>$I_{OUT} = 100\mu A \text{ to 5mA}^{(3)}$ |       |       | 60    | mV                |  |

- (1) All limits are guaranteed. All electrical characteristics having room-temperature limits are tested during production at T<sub>J</sub> = 25°C or correlated using Statistical Quality Control methods. Operation over the temperature specification is guaranteed by correlating the electrical characteristics to process and temperature variations and applying statistical process control.
- (2) The device maintains the regulated output voltage without the load.
- (3) This electrical specification is guaranteed by design.
- (4) Short circuit current is measured on the input supply line at the point when the short circuit condition reduces the output voltage to 95% of its nominal value.
- Time for V<sub>OUT</sub> to rise from 50 to 85% of V<sub>OUT(nom)</sub>. (Figure 2)
- Time from  $V_{SD} = 1.15V$  to  $V_{OUT} = 95\%(V_{OUT(nom)})$ . (Figure 2)
- Time for  $V_{OUT}$  to fall from 85 to 50% of  $V_{OUT(nom)}$ . (Figure 2) Time from  $V_{SD} = 0.4V$  to  $V_{OUT} = 5\%(V_{OUT(nom)}$ . (Figure 2)

### **Output Capacitor, Recommended Specifications**

| Symbol | Dovometer        | Conditions                 | Tim | Lir | Unito |       |
|--------|------------------|----------------------------|-----|-----|-------|-------|
| Symbol | Parameter        | Conditions                 | Тур | Min | Max   | Units |
| Co     | Output Capacitor | Capacitance <sup>(1)</sup> |     | 1.0 |       | μF    |
|        |                  | ESR                        |     | 5   | 500   | mΩ    |

(1) Capacitor types recommended are X7R, Y5V, and Z5U. X7R tolerance is quoted as 15% over temperature.

Submit Documentation Feedback






Figure 2. T<sub>on</sub>/T<sub>off</sub> Timing Diagram




Figure 3. Line Transient Input Test Signal






Figure 4. PSRR Input Test Signal





# **Typical Performance Characteristics**


Unless otherwise specified,  $C_{IN} = C_{OUT} = 1.0 \ \mu F$  Ceramic,  $V_{IN} = 2.8 \ V$ ,  $T_A = 25 \ ^{\circ}C$ , Shutdown pin is tied to  $V_{IN}$ .














Submit Documentation Feedback




# **Typical Performance Characteristics (continued)**


Unless otherwise specified,  $C_{IN} = C_{OUT} = 1.0 \ \mu F$  Ceramic,  $V_{IN} = 2.8 \ V$ ,  $T_A = 25 \ C$ , Shutdown pin is tied to  $V_{IN}$ .


Line Transient Response


Line Transient Response




















Figure 16.



# **Typical Performance Characteristics (continued)**

Unless otherwise specified,  $C_{IN} = C_{OUT} = 1.0 \ \mu F$  Ceramic,  $V_{IN} = 2.8 \ V$ ,  $T_A = 25 \ C$ , Shutdown pin is tied to  $V_{IN}$ .

Load Transient Response



TIME (50  $\mu$ s/Div) **Figure 17.** 

Submit Documentation Feedback



#### **APPLICATION HINTS**

#### **EXTERNAL CAPACITORS**

In common with most regulators, the LP3992 requires external capacitors for regulator stability. The LP3992 is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

#### **INPUT CAPACITOR**

An input capacitor is required for stability. It is recommended that a 1.0µF capacitor be connected between the LP3992 input pin and ground (this capacitance value may be increased without limit).

This capacitor must be located a distance of not more than 1cm from the input pin and returned to a clean analogue ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

**Important:** Tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low-impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be guaranteed by the manufacturer to have a surge current rating sufficient for the application.

There are no requirements for the ESR (Equivalent Series Resistance) on the input capacitor, but tolerance and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance will remain ≈ 1.0µF over the entire operating temperature range.

#### **OUTPUT CAPACITOR**

The LP3992 is designed specifically to work with very small ceramic output capacitors. A 1.0 $\mu$ F ceramic capacitor (dielectric types Z5U, Y5V or X7R) with ESR between 5m $\Omega$  to 500m $\Omega$ , is suitable in the LP3992 application circuit.

For this device the output capacitor should be connected between the  $C_{OUT}$  pin and ground. It is also possible to connect the output capacitor directly to the  $V_{OUT}$  pin. In this case  $C_{OUT}$  should be left open-circuit or tied directly to  $V_{OUT}$ .

It may also be possible to use tantalum or film capacitors at the device output,  $C_{OUT}$  (or  $V_{OUT}$ ), but these are not as attractive for reasons of size and cost (see CAPACITOR CHARACTERISTICS).

The output capacitor must meet the requirement for the minimum value of capacitance and also have an ESR value that is within the range  $5m\Omega$  to  $500m\Omega$  for stability.

#### **NO-LOAD STABILITY**

The LP3992 will remain stable and in regulation with no external load. This is an important consideration in some circuits, for example CMOS RAM keep-alive applications.

#### **CAPACITOR CHARACTERISTICS**

The LP3992 is designed to work with ceramic capacitors on the output to take advantage of the benefits they offer. For capacitance values in the range of  $1\mu F$  to  $4.7\mu F$ , ceramic capacitors are the smallest, least expensive and have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical  $1\mu F$  ceramic capacitor is in the range of  $20m\Omega$  to  $40m\Omega$ , which easily meets the ESR requirement for stability for the LP3992.

The temperature performance of ceramic capacitors varies by type. Most large value ceramic capacitors (≥ 2.2µF) are manufactured with Z5U or Y5V temperature characteristics, which results in the capacitance dropping by more than 50% as the temperature goes from 25°C to 85°C.

A better choice for temperature coefficient in a ceramic capacitor is X7R. This type of capacitor is the most stable and holds the capacitance within ±15% over the temperature range.

Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 1µF to 4.7µF range.

Product Folder Links: LP3992



Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from 25°C down to -40°C, so some guard band must be allowed.

#### SHUTDOWN AND ENABLE

The LP3992 features an active low shutdown pin, V<sub>SD</sub>, which turns the device off when pulled low. The device output is enabled when the shutdown pin is pulled high. In the shutdown mode the regulator output is off and the device typically consumes 3nA.

If the application does not require the shutdown feature, the V<sub>SD</sub> pin should be tied to V<sub>IN</sub> to keep the regulator output permanently on.

To ensure proper operation, the signal source used to drive the V<sub>SD</sub> input must be able to swing above and below the specified turn-on/off voltage thresholds listed in the Electrical Characteristics under VIL and VIH.

#### **FAST TURN ON AND OFF**

The controlled shutdown feature of the device provides a fast turn off by discharging the output capacitor via an internal FET device. This discharge is current limited by the RDS<sub>ON</sub> of this switch. Fast turn-on is guaranteed by control circuitry within the reference block allowing a very fast ramp of the output voltage to reach the target voltage.

Product Folder Links: LP3992



## **REVISION HISTORY**

| CI | Changes from Revision A (February 2013) to Revision B |  |    |  |
|----|---|--|----|--|
| •  | Changed layout of National Data Sheet to TI format    |  | 10 |  |



# **PACKAGE OPTION ADDENDUM**

7-Oct-2013

#### PACKAGING INFORMATION

| Orderable Device    | Status | Package Type | _       | Pins | _    | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking | Samples |
|---------------------|--------|--------------|---------|------|------|----------------------------|------------------|--------------------|--------------|----------------|---------|
|                     | (1)    |              | Drawing |      | Qty  | (2)                        |                  | (3)                |              | (4/5)          |         |
| LP3992IMFX-1.5/NOPB | ACTIVE | SOT-23       | DBV     | 5    | 3000 | Green (RoHS<br>& no Sb/Br) | CU SN            | Level-1-260C-UNLIM | -40 to 125   | LFHB           | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 23-Sep-2013

## TAPE AND REEL INFORMATION





| A0 | <u> </u>  |
|----|---|
|    | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device              | Package<br>Type | Package<br>Drawing |   |      | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|---------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| LP3992IMFX-1.5/NOPB | SOT-23          | DBV                | 5 | 3000 | 178.0                    | 8.4                      | 3.2        | 3.2        | 1.4        | 4.0        | 8.0       | Q3               |

www.ti.com 23-Sep-2013



#### \*All dimensions are nominal

| Device              | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |  |
|---------------------|--------------|-----------------|------|------|-------------|------------|-------------|--|
| LP3992IMFX-1.5/NOPB | SOT-23       | DBV             | 5    | 3000 | 210.0       | 185.0      | 35.0        |  |

DBV (R-PDSO-G5)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



# DBV (R-PDSO-G5)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>