www.ti.com

SNVS829A - JUNE 2012-REVISED AUGUST 2012

# LMP8480 / LMP8481 Precision 76V High-Side Current Sense Amplifiers with Voltage Output

Check for Samples: LMP8480, LMP8481

#### **FEATURES**

- Typical values, T<sub>A</sub> = 25°C
- Bi-Directional or Uni-Directional Sensing
- Common Mode Voltage Range 4.0V to 76V
- Supply Voltage Range 4.5V to 76V
- Fixed Gains 20, 50, 60 and 100 V/V
- Gain Accuracy ±0.1%
- Offset ±80µV
- Bandwidth (-3dB) 270KHz
- Quiescent Current <100µA</li>
- Buffered High-Current Output >5mA
- Input Bias Current 7μA
- PSRR (DC) 122dB
- CMRR (DC) 124dB

- Temperature Range -40 to +125°C
- MSOP-8 or LLP-8 Packages

#### **APPLICATIONS**

- High-side current sense
- · Vehicle current measurement
- Telecommunications
- Motor controls
- Laser or LED Drivers
- Energy Management
- Solar Panel Monitoring

#### **DESCRIPTION**

The LMP8480 and LMP8481 are precision high-side current sense amplifiers that amplify a small differential voltage developed across a current sense resistor in the presence of high input common-mode voltages.

These amplifiers are designed for bidirectional (LMP8481) or unidirectional (LMP8480) current applications and will accept input signals with common-mode voltage range from 4V to 76V with a bandwidth of 270 kHz.

Since the operating power supply range overlaps the input common mode voltage range, the LMP848x can be powered by the same voltage that is being monitored. This benefit eliminates the need for an intermediate supply voltage to be routed to the point of load where the current is being monitored, resulting in reduced component count and board space.

The LMP848x family consists of fixed gains of 20, 50, 60 and 100 for applications that demand high accuracy over temperature. The low input offset voltage allows the use of smaller sense resistors without sacrificing system error.

The wide operating temperature range of -40C to 125C makes the LMP848x an ideal choice for automotive, telecommunications, industrial, and consumer applications.

The LMP8480 and LMP8481 are pin for pin replacements for the MAX4080 and MAX4081, offering improved offset voltage, wider reference adjust range and higher output drive capabilities.


The LMP8480 and LMP8481 are available in a 8-pin MSOP package and the LMP8481 is also available in a 8-pad LLP.

₩.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# **Typical Application**



# **Block Diagram**

Figure 1. LMP8480 Block Diagram







Figure 2. LMP8481 Block Diagram



# **Connection Diagram**

#### LMP8480 8-Pin MSOP



Figure 3. Top View

#### LMP8480 8-Pad LLP



Figure 4. Top View

#### LMP8481 8-Pin MSOP



Figure 5. Top View

Copyright © 2012, Texas Instruments Incorporated



#### LMP8481 8-Pad LLP




Figure 6. Top View

#### **Table 1. Pin Descriptions**

Pin	Name	Description	Description				
1	R <sub>SP</sub>	Positive current sense input					
2	V <sub>CC</sub>	Positive supply voltage	Positive supply voltage				
3	NC	No Connection – Not internally Cor	No Connection – Not internally Connected.				
4	GND	Ground	Ground				
5	V <sub>OUT</sub>	Output					
6	NC or R <sub>EFA</sub>	LMP8480: No Connection	LMP8481: Reference Voltage "B" Input				
7	NC or R <sub>EFB</sub>	LMP8480: No Connection	LMP8481: Reference Voltage "A" Input				
8	R <sub>SN</sub>	Negative current sense input					



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# Absolute Maximum Ratings (1)

Over operating free-air temperature range (unless otherwise noted).

		LMP8480, LMP8481	UNIT
Supply Voltage (V <sub>CC</sub> to GND)		-0.3 to +85	V
R <sub>SP</sub> or R <sub>SN</sub> to GND		-0.3 to +85	V
V <sub>OUT</sub> to GND		-0.3 to the lesser of ( $V_{CC}$ + 0.3) or +20	V
V <sub>RFF</sub> Pins	Other V <sub>REF</sub> pin tied to ground	-0.3 to +12	V
(LMP8481 Only)	Applied to both V <sub>REF</sub> Pins tied together	-0.3 to +6	V
Differential Input Volta	nge	±85	V
Current into output pin		±20 <sup>(2)</sup>	mA
Current into any other	pins	±5 <sup>(2)</sup>	mA
Operating Temperatur	e	-40 to +125	°C
Storage Temperature		-65° to +150	°C
Junction Temperature		+150	°C
Package Thermal	MSOP-8	185	°C/W
Resistance (θ <sub>JA</sub> )	LLP-8	70	°C/W
ECD Datings	Human Body Model (HBM)	2000	V
ESD Ratings	Charged Device Model (CDM)	750	V

<sup>(1)</sup> Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics Tables.

<sup>(2)</sup> When the input voltage (VIN) at any pin exceeds power supplies (VIN < GND or VIN > VS), the current at that pin must not exceed 5mA, and the voltage (VIN) has to be within the Absolute Maximum Rating for that pin. The 20mA package input current rating limits the number of pins that can safely exceed the power supplies with current flow to four pins.

www.ti.com

# **Recommended Operating Ratings**

Expected normal operating conditions over free-air temperature range (unless otherwise noted).

		LMP8480, LMP8481	UNIT	
Supply Voltage (V <sub>CC</sub>	)	+4.5V to +76	V	
Common Mode Voltage +4.0V to +76				
Differential Input Vol	tage (V <sub>SENSE</sub> )	±667		
Defenses land	V <sub>REFA</sub> and V <sub>REFB</sub> tied together	-0.3 to the lesser of (V <sub>CC</sub> - 1.5) or +6	V	
Reference Input (LMP8481 Only)	Single V <sub>REF</sub> pin with other V <sub>REF</sub> pin grounded	-0.3 to +12, or where the average of the two $V_{REF}$ pins is less than the lesser of ( $V_{CC}$ - 1.5) or +6	V	

Product Folder Links: LMP8480 LMP8481



#### Electrical Characteristics (1)

Unless otherwise specified, all limits guaranteed for at  $T_A = 25^{\circ}\text{C}$ ,  $V_{CC} = +4.5\text{V}$  to +76V,  $+4.5\text{V} < V_{CM} < +76\text{V}$ ,  $R_L = 100\text{k}$ ,  $V_{SENSE} = (V_{RSP} - V_{RSN}) = 0\text{V}$ . **Boldface** limits apply at the temperature extremes,  $T_{MIN} \le T_A \le T_{MAX}$ .

Parameter	Coi	Min (2)	Typ (3)	Max (2)	Units			
Input Offset Voltage (RTI)	Vos	$V_{CC} = V_{RSP} = 48V,$ $\Delta V_{SENSE} = 100 \text{mV}$	$T_a$ = +25°C $T_a$ = -40°C to +125°C		±80	±265 ±900	μV	
Input Offset Voltage Drift	TCV <sub>OS</sub>				6		μV/°C	
Input Bias Current (5)	I <sub>B</sub>	$V_{CC} = V_{RSP} = 76V, P$	er Input		6.3	12	μΑ	
Input Leakage Current	I <sub>LEAK</sub>	$V_{CC} = 0, V_{RSP} = 76V$	, Both Inputs Together		0.01	2	μΑ	
			-T Version			667		
Differential Input Voltage Across Sense	V <sub>SENSE(</sub>	V <sub>CC</sub> = 16	-F Version			267	1	
Resistor (6)	MAX)	v <sub>CC</sub> = 16	-S Version			222	mV	
			-H Version			133		
		-T Version		19.8	20	20.2		
Cain	^	-F Version		49.6	50	50.4	V/V	
Gain	A <sub>V</sub>	-S Version	59.5	60	60.5	V/V		
		-H Version	99.2	100	100.8			
Coin France		\/ \/ 40\/	T <sub>a</sub> = +25°C			±0.6	%	
Gain Error		$V_{CC} = V_{RSP} = 48V$	T <sub>a</sub> = -40°C to +125°C			±0.8	%	
DC Power Supply Rejection Ratio	DC PSRR	V <sub>RSP</sub> = 48V, V <sub>CC</sub> = 4.5 to 76V		100	122		dB	
D00 H   D   # D #	DC V <sub>CC</sub> = 48V, V <sub>RSP</sub> = 4.5 to 76V		.5 to 76V	100	124		dB	
DC Common Mode Rejection Ratio	CMRR	$V_{CC} = 48V, V_{RSP} = 4$	to 76V		124		dB	
Input Common Mode Voltage Range	CMVR	CMRR > 100dB		4		76	V	
Output Resistance / Load Regulation	R <sub>OUT</sub>	V <sub>SENSE</sub> = 100mV			0.1			
Maximum Output Voltage (Headroom) (V <sub>OMAX</sub> = V <sub>CC</sub> - V <sub>OUT</sub> )	V <sub>OMAX</sub>	$V_{CC} = 4.5V, V_{RSP} = 4$ $I_{OUT}$ (sourcing) = 500			230	500	mV	
		$V_{CC} = V_{RSP} = 48V$ , $V_{SENSE} = -1V$ , $I_{OUT}$ (sinking) = $10\mu A$			3	15		
Minimum Outrast Valtage	N/	$V_{CC} = V_{RSP} = 4.5V, V_{OUT}$ (sinking) = 10 $\mu$ A		3		mV		
Minimum Output Voltage	V <sub>OMIN</sub>	$V_{CC} = V_{RSP} = 48V, V$ $I_{OUT}$ (sinking) = 100 $\mu$		18	55			
		$V_{CC} = V_{RSP} = 4.5V$ , $V_{SENSE} = -1V$ , $I_{OUT}$ (sinking) = 100 $\mu$ A			18			
Output voltage with load	V <sub>OLOAD</sub>	(sourcing)=500uA	, V <sub>SENSE</sub> =600mV, I <sub>OUT</sub>		12		V	
Output Load Regulation	V <sub>OLREG</sub>	$V_{CC} = 20, V_{RSP} = 16,$ to 8mA	V <sub>OUT</sub> =12, ΔI <sub>L</sub> = 200na		0.001		%	
Supply Current	I <sub>CC</sub>	$V_{OUT}=2V$ , $R_L = 10M$ ,	$V_{CC} = V_{RSP} = 76V$		88	155	uA	
−3 dB Bandwidth		R <sub>L</sub> = 10M, C <sub>L</sub> = 20pF			270		kHz	

<sup>(1)</sup> Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>.

(2) All limits are guaranteed by testing, design, or statistical analysis.

Product Folder Links: LMP8480 LMP8481

5) Positive Bias Current corresponds to current flowing into the device.

<sup>(3)</sup> Typical values represent the most likely parametric norm at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

<sup>(4)</sup> Offset voltage temperature drift is determined by dividing the change in V<sub>OS</sub> at the temperature extremes by the total temperature change.

<sup>(6)</sup> This parameter is guaranteed by design and/or characterization and is not tested in production.



# Electrical Characteristics (1) (continued)

Unless otherwise specified, all limits guaranteed for at  $T_A = 25^{\circ}\text{C}$ ,  $V_{CC} = +4.5\text{V}$  to +76V,  $+4.5\text{V} < V_{CM} < +76\text{V}$ ,  $R_L = 100\text{k}$ ,  $V_{SENSE} = (V_{RSP} - V_{RSN}) = 0\text{V}$ . **Boldface** limits apply at the temperature extremes,  $T_{MIN} \le T_A \le T_{MAX}$ .


Parameter		Condition	Min (2)	Тур (3)	Max (2)	Units
Slew Rate <sup>(7)</sup>	SR	V <sub>SENSE</sub> from 10mV to 80mV, RL=10M, C <sub>L</sub> =20pF		1		V/µs
Input Referred Voltage Noise	e <sub>ni</sub>	f = 1 kHz		95		nV/√Hz
Output Settling Time to 1% of Final Value	t <sub>SETTLE</sub>	V <sub>SENSE</sub> = 10mV to 100mV and 100mV to 10mV,		20		μs
Power-up Time	t <sub>PU</sub>	V <sub>CC</sub> = V <sub>RSP</sub> = 48V, V <sub>SENSE</sub> = 100mV, output to 1% of final value		50		μs
Saturation Recovery Time	t <sub>RECOVE</sub>	Output settles to 1% of final value, the device will not experience phase reversal when overdriven.		50		μs
Max Output Capacitance Load	C <sub>LOAD</sub>	No sustained oscillations		500		pF

<sup>(7)</sup> The number specified is the average of rising and falling slew rates and measured at 90% to 10%.




# **Typical Performance Characteristics**


Unless otherwise specified,  $T_A = 25^{\circ}C$ ,  $V_{CC} = 4.5V$  to 76V,  $4.5V < V_{CM} < 76V$ ,  $R_L = 100k$ ,  $V_{SENSE} = (V_{RSP} - V_{RSN}) = 0V$ , for all gain options.




Typical Gain Accuracy vs.




Typical Offset Voltage vs.








#### Typical Gain Accuracy vs. Supply Voltage




# AC Common-Mode Rejection Ratio







### **Typical Performance Characteristics (continued)**

Unless otherwise specified,  $T_A = 25$ °C,  $V_{CC} = 4.5$ V to 76V, 4.5V <  $V_{CM} < 76$ V,  $R_L = 100$ k,  $V_{SENSE} = (V_{RSP} - V_{RSN}) = 0$ V, for all gain options.







#### Large Signal Pulse Response




# Supply Current vs.




# Small Signal Gain vs.



## **Small Signal Pulse Response**



# Supply Current vs.







## **Typical Performance Characteristics (continued)**

Unless otherwise specified,  $T_A = 25$ °C,  $V_{CC} = 4.5$ V to 76V, 4.5V <  $V_{CM} < 76$ V,  $R_L = 100$ k,  $V_{SENSE} = (V_{RSP} - V_{RSN}) = 0$ V, for all gain options.


Saturated Output Sourcing Current at 4.5V




Saturated Output Sourcing Current at 12V



#### Saturated Output Sinking Current at 4.5V



#### Saturated Output Current Sinking at 12V



### **Application Information**

#### LMP8480 AND LMP8481 INTRODUCTION

The LMP8480 and LMP8481 are single supply, high side current sense amplifiers with available fixed gains of x20, x50, x60 and x100. The power supply range is 4.5V to 76V, while the common mode input voltage range is capable of 4.0V to 76V operation. The supply voltage and common mode range are completely independent of each other. This makes the LMP848x supply voltage extremely flexible, as the LMP848x's supply voltage can be greater than, equal to, or less than the load source voltage, and allowing the device to be powered from the system supply or the load supply voltage.

The amplifier supply voltage does not have to be larger than the load source voltage. A 76V load source voltage with a 5V LMP8481 supply voltage is perfectly acceptable.

#### THEORY OF OPERATION

The LMP8480 and LMP8481 are comprised of two main stages. The first stage is a differential input current to voltage converter, followed by a differential voltage amplifier and level-shifting output stage. Also present is an internal 14 Volt Low Dropout Regulator (LDO) to power the amplifiers and output stage, as well as a reference divider resistor string to allow the setting of the reference level.

As seen in Figure 7, the current flowing through  $R_{SENSE}$  develops a voltage drop called  $V_{SENSE}$ . The voltage across the sense resistor,  $V_{SENSE}$ , is then applied to the input  $R_{SP}$  and  $R_{SN}$  pins of the amplifier.






Figure 7. LMP8481 Functional Diagram

Internally, the voltage on each input pin is converted to a current by the internal precision thin-film input resistors  $R_{GP}$  and  $R_{GN}$ . A second set of much higher value  $V_{CM}$  sense resistors between the inputs provide a sample of the input common mode voltage for internal use by the differential amplifier.

 $V_{\text{SENSE}}$  is applied to the differential amplifier through  $R_{\text{GP}}$  and  $R_{\text{GN}}$ . These resistors change the input voltage to a differential current. The differential amplifier then servos the resistor currents through the MOSFETs to maintain a zero balance across the differential amplifier inputs.

With no input signal present, the currents in  $R_{GP}$  and  $R_{GN}$  are equal. When a signal is applied to  $V_{SENSE}$ , the current through  $R_{GP}$  and  $R_{GN}$  are imbalanced and are no longer equal. The amplifier then servos the MOSFETS to correct this current imbalance, and the extra current required to balance the input currents is then reflected down into the two lower  $400k\Omega$  "tail" resistors. The difference in the currents into the tail resistors is therefore proportional to the amplitude and polarity of  $V_{SENSE}$ . The tail resistors, being larger than the input resistors for the same current, then provide voltage gain by changing the current into a proportionally larger voltage. The gain of the first stage is then set by the tail resistor value divided by  $R_{G}$  value.

The differential amplifier stage then samples the voltage difference across the two 400K tail resistors and also applies a further gain-of-five and output level-shifting according to the applied reference voltage ( $V_{RFF}$ ).

The resulting output of the amplifier will be equal to the differential input voltage times the gain of the device, plus any voltage value applied to the two VREF pins.

The resistor values in the schematic are ideal values for clarity and understanding. The table below shows the actual values used that account for parallel combinations and loading. This table can be used for calculating the effects of any additional external resistance.

**Table 2. Actual Internal Resistor Values** 

Gain Option	R <sub>GP and</sub> R <sub>GN</sub> (each)	R <sub>VCMSENSE</sub> (each)	R <sub>TAIL</sub> (each)	Differential Amp FB (each)	V <sub>REFx</sub> Resistors (each)
20x	98.38k	491.9k	393.52k	1967.6k	98.38k
50x	39.352k	196.76k	393.52k	1967.6k	98.38k
60x	32.793k	172.165k	393.52k	1967.6k	98.38k
100x	19.676k	98.38k	393.52k	1967.6k	98.38k

Product Folder Links: LMP8480 LMP8481



#### UNI-DIRECTIONAL VS. BI-DIRECTIONAL OPERATION

**Uni-directional** operation is where the load current only flows in one direction ( $V_{SENSE}$  is always positive). Application examples would be PA monitoring, non-inductive load monitoring and laser or LED drivers. This allows the output zero reference to be true zero volts on the output. The LMP8480 is designed for unidirectional applications where the setting of VREF is not required. See the UNI-DIRECTIONAL OPERATION for more details.

**Bi-directional** operation is where the load current can flow in both directions ( $V_{SENSE}$  can be positive or negative). Application examples would be battery charging or regenerative motor monitoring. The LMP8481 is designed for bidirectional applications and has a pair of VREF pins to allow the setting of the output zero reference level ( $V_{REF}$ ). See the BI-DIRECTIONAL OPERATION (LMP8481 ONLY) section for more details.

#### UNI-DIRECTIONAL OPERATION

The LMP8480 is designed for unidirectional current sense applications. The output of the amplifier will be equal to the differential input voltage times the fixed device gain.




Figure 8. Uni-Directional Application with LMP8480




Figure 9. Uni-Directional Transfer Function for Gain-of-20 option

The output voltage can be calculated from:

$$VOUT = ((V_{RSP} - V_{RSN}) * Av)$$
(1)

It should be noted that the minimum "zero" reading will be limited by the lower output swing and input offset.

The LMP8480 is functionally identical to the LMP8481, but with the  $V_{REFA}$  and  $V_{REFB}$  nodes grounded internally. The LMP8481 can replace the LMP8480 if both the  $V_{REF}$  inputs (pins 6 & 7) are grounded.

#### **BI-DIRECTIONAL OPERATION (LMP8481 ONLY)**

Bi-directional operation is required where the measured load current can be positive or negative. Because V<sub>SENSE</sub> can be positive or negative, and the output cannot swing negative, the "zero" output level must be level-shifted above ground to a known zero reference point. The LMP8481 allows for the setting this reference point.






Figure 10. Bi-Directional current sensing using LMP8481

The  $V_{REFA}$  and  $V_{REFB}$  pins set the zero reference point. The output "zero" reference point is set by applying a voltage to the REFA and/or REFB pins. See the BI-DIRECTIONAL OPERATION (LMP8481 ONLY) section below. REFA AND REFB PINS (LMP8481 Only) below shows the output transfer function with a 1.2V reference applied to the Gain-of-20 option




Figure 11. Bi-Directional Transfer Function using 1.2V Reference Voltage

#### **REFA AND REFB PINS (LMP8481 Only)**

The voltage applied to the V<sub>REFA</sub> and V<sub>REFB</sub> pins controls the output zero reference level.

The reference inputs consist of a pair of divider resistors with equal values to a common summing point,  $V_{REF}$ , as shown in Figure 16 below.




Figure 12. V<sub>REF</sub> Input Resistor Network

V<sub>REF</sub>' is the voltage at the resistor tap point that will be directly applied to the output as an offset.

$$V_{OUT} = ((V_{RSP} - V_{RSN})^* AV) + V_{REF}'$$
(2)

Where:

$$V_{REF}' = V_{REFA} = V_{REFB}$$
 (Equal Inputs) (3)

OR (4)

Copyright © 2012, Texas Instruments Incorporated



$$V_{REF}$$
' = ( $V_{REFA} + V_{REFB}$ ) / 2 (Separate inputs)

(5)




Figure 13. Applying 1:1 Direct Reference Voltage

For mid-range operation  $V_{REFB}$  should be tied to ground and  $V_{REFA}$  can be tied to VS or an external A/D reference voltage. The output will be set to one-half the reference voltage. For example, a 5V reference would result in a 2.5V output "zero" reference.




Figure 14. Applying A Divided Reference Voltage.

$$V_{RFF}' = \left(V_{RFFA} - V_{RFFB}\right) / 2 \tag{6}$$

When the reference pins are biased at different voltages, the output will be referenced to the average of the two applied voltages.

The reference pins should always be driven from clean, stable sources, such as A/D reference lines or clean supply lines. Any noise or drifts on the reference inputs are directly reflected in the output. Care should be taken if the power supply is used as the reference source so as to not introduce supply noise, drift or sags into the measurement.

It is possible to set different resistor divider ratios by adding external resistors in series with the internal 100K resistors, though the temperature coefficient (tempco) of the external resistors may not tightly track the internal resistors and there will be slight errors over temperature.

#### REFERENCE INPUT VOLTAGE LIMITS

The maximum voltage on either reference input pin is limited to VCC or 12V, whichever is less.

The average voltage on the two  $V_{REF}$  pins, and thus the actual output reference voltage level, is limited to a maximum of 1.5V below VCC, or 6V, whichever is less. Beware that supply voltages of less than 7.5V will have a diminishing  $V_{REF}$  maximum.

Both  $V_{REFA}$  and  $V_{REFB}$  may both be grounded to provide a ground referenced output (thus functionally duplicating the LMP8480).

It should be noted that there can be a dynamic error in the  $V_{REF}$  to output level matching of up to  $100\mu V/V$ . Normally this is not an issue for fixed references, but if the reference voltage is dynamically adjusted during operation, this error needs to be taken into account during calibration routines. This error will vary in both amplitude and polarity part-to-part, but the slope will generally be linear.

#### SELECTION OF THE SENSE RESISTOR

The accuracy of the current measurement depends heavily on the accuracy of the shunt resistor  $R_{\text{SENSE}}$ . Its value depends on the application and is a compromise between small-signal accuracy, maximum permissible voltage drop and allowable power dissipation in the current measurement circuit.

The use of a "4-terminal" or "Kelvin" sense resistor is highly recommended. See the ERROR SOURCES AND LAYOUT CONSIDERATIONS below.

www.ti.com

For best results, the value of the resistor is calculated from the maximum expected load current  $I_{LMAX}$  and the expected maximum output swing  $V_{OUTMAX}$ , plus a few percent of headroom. See the MAXIMUM OUTPUT VOLTAGE section for details about the maximum output voltage limits.

High values of R<sub>SENSE</sub> provide better accuracy at lower currents by minimizing the effects of amplifier offset. Low values of R<sub>SENSE</sub> minimize load voltage loss, but at the expense of accuracy at low currents. A compromise between low current accuracy and load circuit losses must generally be made.

The maximum V<sub>SENSE</sub> voltage that must be generated across the R<sub>SENSE</sub> resistor will be:

$$V_{SENSE} = V_{OUTMAX} / A_V.$$
 (7)

Note: The maximum V<sub>SENSE</sub> voltage should be no more than 667mV.

From this maximum V<sub>SENSE</sub> voltage, the R<sub>SENSE</sub> value can be calculated from:

$$R_{SENSE} = V_{SENSE} / I_{LMAX}$$
(8)

Care must be taken to not exceed the maximum power dissipation of the resistor. The maximum sense resistor power dissipation will be:

$$P_{RSENSE} = V_{SENSE} * I_{LMAX}$$
 (9)

It is recommended that a 2-3x minimum safety margin be used in selecting the power rating of the resistor.

#### **USING PCB TRACES AS SENSE RESISTORS**

While it may be tempting to use a known length of PCB trace resistance as a sense resistor, it is not recommended.

The tempco of copper is typically 3300-4000ppm/°K, which can vary over PCB process variations and require measurement correction (possibly requiring ambient temperature measurements).

A typical surface mount sense resistor tempco is in the 50ppm to 500ppm/°C range offering more measurement consistency and accuracy over the copper trace. Special low tempco resistors are available in the 0.1 to 50ppm range, but at a higher cost.

#### INPUT COMMON MODE AND DIFFERENTIAL VOLTAGE RANGE

The input common mode range, where "common mode range" is defined as the voltage from ground to the voltage on  $R_{SP}$  input, should be in the range of +4.0V to +76V. Operation below 4.0V on either input pin will introduce severe gain error and nonlinearities.

The maximum differential voltage (defined as the voltage difference between  $R_{SP}$  and  $R_{SN}$ ) should be 667mV or less. The theoretical maximum input is 700mV (14V / 20).

Taking the inputs below 4V will not damage the device, but the output conditions during this time are not predictable and are not guaranteed.

If the load voltage (Vcm) is expected to fall below 4V as part of normal operation, preparations must be made for invalid output levels during this time.

#### LOW SIDE CURRENT SENSING

The LMP8480 and LMP8481 are **not** recommended for low-side current sensing at ground level. The voltage on either input pin must be a minimum of 4.0V above the ground pin for proper operation.

#### **INPUT SERIES RESISTANCE**

Because the input stage uses precision resistors to convert the voltage on the input pin to a current, any resistance added in series with the input pins will change the gain. If a resistance is added in series with an input, the gain of that input will not track that of the other input, causing a constant gain error.

It is not recommended to use external resistances to alter the gain, as external resistors will not have the same thermal matching as the internal thin film resistors.

If resistors are purposely added for filtering, resistance should be added equally to both inputs and the user should be aware that the gain will change slightly. See end of the THEORY OF OPERATION section for the internal resistor values.

Copyright © 2012, Texas Instruments Incorporated



#### MINIMUM OUTPUT VOLTAGE

The amplifier output cannot swing to exactly zero volts. There will always be a minimum output voltage set by the output transistor saturation and input offset errors. This will create a minimum output swing around the zero current reading due to the output saturation. The user should be aware of this when designing any servo loops or data acquisition systems that may assume 0V = 0A. If a true zero is required, the LMP8481 should be used with a VREF set slightly above ground (>50mV). See the SWINGING OUTPUT BELOW GROUND section below for a possible solution to this issue.

#### SWINGING OUTPUT BELOW GROUND

If a negative supply is available, a pull-down resistor can be added from the output to the negative voltage to allow the output to swing a few millivolts below ground. This will now allow the ADC to resolve true zero and recover codes that would normally be lost to the negative output saturation limit.




Figure 15. Output "Pull-Down" Resistor Example

A minimum of  $50\mu A$  should be sourced ("pulled") from the output to a negative voltage. The pulldown resistor can be calculated from:

$$R_{PD} = -V_S/50\mu A \tag{10}$$

For example, if a -5V supply is available, a pull-down resistor of 5V/50uA = 100K should be used. This will allow the output to swing to about 10mV below ground.

This technique may also reduce the maximum positive swing voltage. Do not forget to include the parallel loading effects of the pulldown any output load. It is recommended not to exceed -100mV on the output. Source currents greater than 100uA should be avoided to prevent self-heating at high supply voltages. Pulldown resistor values should not be so low as to heavily load the output during positive output excursions. This mode of operation is not directly specified and is not guaranteed.

#### **MAXIMUM OUTPUT VOLTAGE**

The LMP8481 has an internal precision 14V low dropout regulator which limits the maximum amplifier output swing to about 250mV below  $V_{CC}$  or 13.7V (whichever is less). This effectively clamps the maximum output to slightly less than 13.7V even with a  $V_{CC}$  greater than 14V.

Care should be taken if the output is driving an A/D input with a maximum A/D maximum input voltage lower than the amplifier supply voltage, as the output can swing higher than the planned load maximum due to input transients or shorts on the load and overload or possibly damage the A/D input.

A resistive attenuator, as shown in Figure 16 below, can be used to match the maximum swing to the input range of the A/D.






Figure 16. Typical Application with Resistive Divider

#### **ERROR SOURCES AND LAYOUT CONSIDERATIONS**

The traces leading to and from the sense resistor can be significant error sources. With small value sense resistors (<100m), any trace resistance shared with the load current can cause significant errors.




Figure 17. "Kelvin" or "4-wire" Connection to the Sense Resistor

The amplifier inputs should be directly connected to the sense resistor pads using "Kelvin" or "4-wire" connection techniques. The traces should be one continuous piece of copper from the sense resistor pad to the amplifier input pin pad, and ideally on the same copper layer with minimal vias or connectors. This can be important around the sense resistor if it is generating any significant heat gradients.

To minimize noise pickup and thermal errors, the input traces should be treated as a differential signal pair and routed tightly together with a direct path to the input pins. The input traces should be run away from noise sources, such as digital lines, switching supplies or motor drive lines. Remember that these traces can contain high voltage, and should have the appropriate trace routing clearances.

Since the sense traces only carry the amplifier bias current (about 7µA at room temp), the connecting input traces can be thinner, signal level traces. Excessive Resistance in the trace should also be avoided.

The paths of the traces should be identical, including connectors and vias, so that these errors will be equal and cancel.

The sense resistor will heat up as the load increases. As the resistor heats up, the resistance generally goes up, which will cause a change in the readings The sense resistor should have as much heatsinking as possible to remove this heat through the use of heatsinks or large copper areas coupled to the resistor pads. A reading drifting over time after turn-on can usually be traced back to sense resistor heating.

Copyright © 2012, Texas Instruments Incorporated



#### POWER SUPPLY DECOUPLING

In order to decouple the LMP8480/81 from AC noise on the power supply, it is recommended to use a 0.1  $\mu$ F bypass capacitor between the V<sub>CC</sub> and GND pins. This capacitor should be placed as close as possible to the supply pins. In some cases an additional 10  $\mu$ F bypass capacitor may further reduce the supply noise.

Do not forget that these bypass capacitors must be rated for the full supply and/or load source voltage! It is recommended that the working voltage of the capacitor (WVDC) should be at least two times the maximum expected circuit voltage.

#### LLP DIE ATTACH PAD

The bottom thermal pad of the LLP package should be tied to the same ground as the ground pin. Be aware that noise on this pad can couple into the bottom of the die, so the ground should be as clean as possible.





1-Dec-2013

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMP8480MM-T/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AV8A	Samples
LMP8480MME-S/NOPB	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AY8A	Samples
LMP8480MME-T/NOPB	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AV8A	Samples
LMP8480MMX-S/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AY8A	Samples
LMP8480MMX-T/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AV8A	Samples
LMP8481MM-H/NOPB	PREVIEW	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AH9A	
LMP8481MM-S/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AA9A	Samples
LMP8481MM-T/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AT9A	Samples
LMP8481MME-H/NOPB	PREVIEW	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AH9A	
LMP8481MME-S/NOPB	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AA9A	Samples
LMP8481MME-T/NOPB	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AT9A	Samples
LMP8481MMX-H/NOPB	PREVIEW	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AH9A	
LMP8481MMX-S/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AA9A	Samples
LMP8481MMX-T/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AT9A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.



## PACKAGE OPTION ADDENDUM

1-Dec-2013

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 27-Sep-2013

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMP8480MM-T/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMP8480MME-S/NOPB	VSSOP	DGK	8	250	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMP8480MME-T/NOPB	VSSOP	DGK	8	250	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMP8480MMX-S/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMP8480MMX-T/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMP8481MM-T/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMP8481MME-S/NOPB	VSSOP	DGK	8	250	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMP8481MME-T/NOPB	VSSOP	DGK	8	250	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMP8481MMX-T/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 27-Sep-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMP8480MM-T/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LMP8480MME-S/NOPB	VSSOP	DGK	8	250	210.0	185.0	35.0
LMP8480MME-T/NOPB	VSSOP	DGK	8	250	210.0	185.0	35.0
LMP8480MMX-S/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMP8480MMX-T/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMP8481MM-T/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LMP8481MME-S/NOPB	VSSOP	DGK	8	250	210.0	185.0	35.0
LMP8481MME-T/NOPB	VSSOP	DGK	8	250	210.0	185.0	35.0
LMP8481MMX-T/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0

# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>