

SNOS622D-NOVEMBER 1994-REVISED MARCH 2013

The LMC6022 is a CMOS dual operational amplifier

which can operate from either a single supply or dual

supplies. Its performance features include an input

common-mode range that reaches V<sup>-</sup>, low input bias

current, and voltage gain (into 100k and 5 k $\Omega$  loads)

that is equal to or better than widely accepted bipolar

equivalents, while the power supply requirement is

This chip is built with National's advanced Double-

See the LMC6024 datasheet for a CMOS quad

operational amplifier with these same features.

# LMC6022 Low Power CMOS Dual Operational Amplifier

Check for Samples: LMC6022

DESCRIPTION

less than 0.5 mW.

Poly Silicon-Gate CMOS process.


## **FEATURES**

- Specified for 100 k $\Omega$  and 5 k $\Omega$  Loads •
- High Voltage Gain: 120 dB
- Low Offset Voltage Drift: 2.5 µV/°C .
- Ultra Low Input Bias Current: 40 fA
- Input Common-Mode Range Includes V<sup>-</sup>
- Operating Range from +5V to +15V Supply
- Low Distortion: 0.01% at 1 kHz
- Slew Rate: 0.11 V/µs
- Micropower Operation: 0.5 mW

## **APPLICATIONS**

- **High-Impedance Buffer or Preamplifier** •
- **Current-to-Voltage Converter**
- Long-Term Integrator
- Sample-and-Hold Circuit
- **Peak Detector**
- Medical Instrumentation
- **Industrial Controls**

### **Connection Diagram**






Figure 2. LMC6022 Circuit Topology (Each Amplifier)

Ā

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

#### Copyright © 1994–2013, Texas Instruments Incorporated

## LMC6022

### SNOS622D-NOVEMBER 1994-REVISED MARCH 2013

TEXAS INSTRUMENTS

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Differential Input Voltage	±Supply Voltage
Supply Voltage (V <sup>+</sup> - V <sup>-</sup> )	16V
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
ESD Tolerance <sup>(2)</sup>	1000V
Voltage at Output/Input Pin	(V⁺) +0.3V, (V⁻) −0.3V
Current at Output Pin	±18 mA
Current at Power Supply Pin	35 mA
Power Dissipation	See <sup>(3)</sup>
Current at Input Pin	±5 mA
Output Short Circuit to V <sup>-</sup>	See <sup>(4)</sup>
Output Short Circuit to V <sup>+</sup>	See <sup>(5)</sup>

(1) Absolute Maximum Ratings indicate limits beyond which damage to component may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

(2) Human body model, 100 pF discharged through a 1.5 k $\Omega$  resistor.

(3) The maximum power dissipation is a function of T<sub>J(max)</sub>, θ<sub>JA</sub> and T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>D</sub> = (T<sub>J(max)</sub> - T<sub>A</sub>)/θ<sub>JA</sub>.
(4) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature and/or

(4) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature and/or multiple Op Amp shorts can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.

(5) Do not connect output to V<sup>+</sup> when V<sup>+</sup> is greater than 13V or reliability may be adversely affected.

## **OPERATING RATINGS**

Temperature Range		−40°C ≤ T <sub>J</sub> ≤ +85°C
Supply Voltage Range	4.75V to 15.5V	
Power Dissipation		See <sup>(1)</sup>
Thermal Resistance $(\theta_{JA})^{(2)}$	8-Pin SOIC	165°C/W

(1) For operating at elevated temperatures the device must be derated based on the thermal resistance  $\theta_{JA}$  with  $P_D = (T_J - T_A)/\theta_{JA}$ . (2) All numbers apply for packages soldered directly into a PC board.

## DC ELECTRICAL CHARACTERISTICS

The following specifications apply for V<sup>+</sup> = 5V, V<sup>-</sup> = 0V, V<sub>CM</sub> = 1.5V, V<sub>O</sub> = 2.5V, and R<sub>L</sub> = 1M unless otherwise noted. **Boldface** limits apply at the temperature extremes; all other limits  $T_J = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Typical <sup>(1)</sup>	LMC6022I Limit <sup>(2)</sup>	Units
V <sub>OS</sub>	Input Offset Voltage		1	9	mV
				11	max
$\Delta V_{OS} / \Delta T$	Input Offset Voltage Average Drift		2.5		µV/°C
IB	Input Bias Current		0.04		pА
				200	max
I <sub>OS</sub>	Input Offset Current		0.01		pА
				100	max
R <sub>IN</sub>	Input Resistance		>1		TeraΩ

(1) Typical values represent the most likely parametric norm.

- (2) All limits are guaranteed by testing or correlation.
- 2 Submit Documentation Feedback



www.ti.com

## DC ELECTRICAL CHARACTERISTICS (continued)

The following specifications apply for V<sup>+</sup> = 5V, V<sup>-</sup> = 0V, V<sub>CM</sub> = 1.5V, V<sub>O</sub> = 2.5V, and R<sub>L</sub> = 1M unless otherwise noted. **Boldface** limits apply at the temperature extremes; all other limits  $T_J = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Typical <sup>(1)</sup>	LMC6022I Limit <sup>(2)</sup>	Units
CMRR	Common Mode Rejection	$0V \le V_{CM} \le 12V$	83	63	dB
	Ratio	V <sup>+</sup> = 15V		61	min
+PSRR	Positive Power Supply	$5V \le V^+ \le 15V$	83	63	dB
	Rejection Ratio			61	min
-PSRR	Negative Power Supply	$0V \leq V^{-} \leq -10V$	94	74	dB
	Rejection Ratio			73	min
V <sub>CM</sub>	Input Common-Mode	V <sup>+</sup> = 5V & 15V	-0.4	-0.1	V
	Voltage Range	For CMRR ≥ 50 dB		0	max
			V <sup>+</sup> - 1.9	V <sup>+</sup> - 2.3	V
				V <sup>+</sup> – 2.5	min
A <sub>V</sub>	Large Signal Voltage Gain		1000	200	V/mV
		Sinking Sourcing		100	min
			500	90	V/mV
				40	min
		$R_L = 5 k\Omega^{(3)}$	1000	100	V/mV
		Sourcing Sinking		75	min
			250	50	V/mV
				20	min
Vo	Output Voltage Swing	but Voltage Swing $V^+ = 5V$ $R_L = 100 \text{ k}\Omega \text{ to } 2.5V$	4.987	4.40	V
				4.43	min
			0.004	0.06	V
				0.09	max
		V <sup>+</sup> = 5V	4.940	4.20	V
		$R_L = 5 k\Omega$ to 2.5V		4.00	min
			0.040	0.25	V
				0.35	max
		$V^{+} = 15V$	14.970	14.00	V
		$R_L = 100 \text{ k}\Omega \text{ to } 7.5 \text{V}$		13.90	min
			0.007	0.06	V
				0.09	max
		V <sup>+</sup> = 15V	14.840	13.70	V
		$R_L = 5 k\Omega$ to 7.5V		13.50	min
			0.110	0.32	V
				0.40	max

(3)  $V^+ = 15V$ ,  $V_{CM} = 7.5V$ , and  $R_L$  connected to 7.5V. For Sourcing tests,  $7.5V \le V_0 \le 11.5V$ . For Sinking tests,  $2.5V \le V_0 \le 7.5V$ .

3



www.ti.com

## DC ELECTRICAL CHARACTERISTICS (continued)

The following specifications apply for V<sup>+</sup> = 5V, V<sup>-</sup> = 0V, V<sub>CM</sub> = 1.5V, V<sub>O</sub> = 2.5V, and R<sub>L</sub> = 1M unless otherwise noted. **Boldface** limits apply at the temperature extremes; all other limits  $T_J = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Typical <sup>(1)</sup>	LMC6022I Limit <sup>(2)</sup>	Units
lo	Output Current	V <sup>+</sup> = 5V	22	13	mA
		Sourcing, $V_O = 0V$ Sinking, $V_O = 5V^{(4)}$		9	min
			21	13	mA
				9	min
		V <sup>+</sup> = 15V	40	23	mA
		Sourcing, $V_O = 0V$ Sinking, $V_O = 13V$ <sup>(5)</sup>		15	min
			39	23	mA
				15	min
I <sub>S</sub>	Supply Current	Both Amplifiers	86	140	μA
		$V_{O} = 1.5V$		165	max

(4) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature and/or multiple Op Amp shorts can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.

(5) Do not connect output to V<sup>+</sup> when V<sup>+</sup> is greater than 13V or reliability may be adversely affected.

## AC ELECTRICAL CHARACTERISTICS

The following specifications apply for V<sup>+</sup> = 5V, V<sup>-</sup> = 0V, V<sub>CM</sub> = 1.5V, V<sub>O</sub> = 2.5V, and R<sub>L</sub> = 1M unless other otherwise noted. **Boldface** limits apply at the temperature extremes; all other limits  $T_J = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Typical <sup>(1)</sup>	LMC6022I Limit <sup>(2)</sup>	Units
SR	Slew Rate	See <sup>(3)</sup>	0.11	0.05	V/µs
				0.03	min
GBW	Gain-Bandwidth Product		0.35		MHz
φ <sub>M</sub>	Phase Margin		50		Deg
G <sub>M</sub>	Gain Margin		17		dB
	Amp-to-Amp Isolation	See <sup>(4)</sup>	130		dB
e <sub>n</sub>	Input-Referred Voltage Noise	F = 1 kHz	42		nV/√Hz
i <sub>n</sub>	Input-Referred Current Noise	F = 1 kHz	0.0002		pA/√Hz

(1) Typical values represent the most likely parametric norm.

(2) All limits are guaranteed by testing or correlation.

(3) V<sup>+</sup> = 15V. Connected as Voltage Follower with 10V step input. Number specified is the slower of the positive and negative slew rates.


(4) Input referred. V<sup>+</sup> = 15V and  $R_L = 100 \text{ k}\Omega$  connected to 7.5V. Each amp excited in turn with 1 kHz to produce V<sub>O</sub> = 13 V<sub>PP</sub>.





### SNOS622D-NOVEMBER 1994-REVISED MARCH 2013

### **TYPICAL PERFORMANCE CHARACTERISTICS**


 $V_S = \pm 7.5V$ ,  $T_A = 25^{\circ}C$  unless otherwise specified

















**Output Characteristics Current Sinking** 







**EXAS** 

NSTRUMENTS

www.ti.com



SNOS622D-NOVEMBER 1994-REVISED MARCH 2013









Figure 19.



Non-Inverting Slew Rate vs. Temperature




Large-Signal Pulse Non-Inverting Response (A<sub>V</sub> = +1)





www.ti.com

## **TYPICAL PERFORMANCE CHARACTERISTICS (continued)**











Figure 23.





Note: Avoid resistive loads of less than 500 $\Omega$ , as they may cause instability.

#### Figure 24.



8



SNOS622D-NOVEMBER 1994-REVISED MARCH 2013

### **APPLICATION HINTS**

### AMPLIFIER TOPOLOGY

The topology chosen for the LMC6022 is unconventional (compared to general-purpose op amps) in that the traditional unity-gain buffer output stage is not used; instead, the output is taken directly from the output of the integrator, to allow rail-to-rail output swing. Since the buffer traditionally delivers the power to the load, while maintaining high op amp gain and stability, and must withstand shorts to either rail, these tasks now fall to the integrator.

As a result of these demands, the integrator is a compound affair with an embedded gain stage that is doubly fed forward (via  $C_f$  and  $C_{ff}$ ) by a dedicated unity-gain compensation driver. In addition, the output portion of the integrator is a push-pull configuration for delivering heavy loads. While sinking current the whole amplifier path consists of three gain stages with one stage fed forward, whereas while sourcing the path contains four gain stages with two fed forward.




Figure 26. LMC6022 Circuit Topology (Each Amplifier)

The large signal voltage gain while sourcing is comparable to traditional bipolar op amps for load resistance of at least 5 k $\Omega$ . The gain while sinking is higher than most CMOS op amps, due to the additional gain stage; however, when driving load resistance of 5 k $\Omega$  or less, the gain will be reduced as indicated in the Electrical Characteristics. The op amp can drive load resistance as low as 500 $\Omega$  without instability.

### **COMPENSATING INPUT CAPACITANCE**

Refer to the LMC660 or LMC662 datasheets to determine whether or not a feedback capacitor will be necessary for compensation and what the value of that capacitor would be.

### CAPACITIVE LOAD TOLERANCE

Like many other op amps, the LMC6022 may oscillate when its applied load appears capacitive. The threshold of oscillation varies both with load and circuit gain. The configuration most sensitive to oscillation is a unity-gain follower. See the TYPICAL PERFORMANCE CHARACTERISTICS.

The load capacitance interacts with the op amp's output resistance to create an additional pole. If this pole frequency is sufficiently low, it will degrade the op amp's phase margin so that the amplifier is no longer stable at low gains. The addition of a small resistor ( $50\Omega$  to  $100\Omega$ ) in series with the op amp's output, and a capacitor (5 pF to 10 pF) from inverting input to output pins, returns the phase margin to a safe value without interfering with lower-frequency circuit operation. Thus, larger values of capacitance can be tolerated without oscillation. Note that in all cases, the output will ring heavily when the load capacitance is near the threshold for oscillation.




Figure 27. Rx, Cx Improve Capacitive Load Tolerance



www.ti.com

Capacitive load driving capability is enhanced by using a pull up resistor to V<sup>+</sup> (Figure 28). Typically a pull up resistor conducting 50  $\mu$ A or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see Electrical Characteristics).




Figure 28. Compensating for Large Capacitive Loads with a Pull Up Resistor

### PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC6022, typically less than 0.04 pA, it is essential to have an excellent layout. Fortunately, the techniques for obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6022's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's inputs. See Figure 29. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of  $10^{12}\Omega$ , which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of an input. This would cause a 100 times degradation from the LMC6022's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of  $10^{11}\Omega$  would cause only 0.05 pA of leakage current, or perhaps a minor (2:1) degradation of the amplifier's performance. See Figure 30a, Figure 30b, Figure 30c for typical connections of guard rings for standard op-amp configurations. If both inputs are active and at high impedance, the guard can be tied to ground and still provide some protection; see Figure 30d.





Figure 29. Example of Guard Ring in P.C. Board Layout (Using the LMC6024)




## LMC6022

#### www.ti.com









SNOS622D-NOVEMBER 1994-REVISED MARCH 2013

(b) Non-Inverting Amplifier Guard Ring Connections




(d) Howland Current Pump Guard Ring Connections





The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See Figure 31.



(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board.)

#### Figure 31. Air Wiring

#### **BIAS CURRENT TESTING**

The test method of Figure 32 is appropriate for bench-testing bias current with reasonable accuracy. To understand its operation, first close switch S2 momentarily. When S2 is opened, then


$$I^{-} = \frac{dV_{OUT}}{dt} \times C2$$

(1)



www.ti.com

(2)



### Figure 32. Simple Input Bias Current Test Circuit

A suitable capacitor for C2 would be a 5 pF or 10 pF silver mica, NPO ceramic, or air-dielectric. When determining the magnitude of  $I^-$ , the leakage of the capacitor and socket must be taken into account. Switch S2 should be left shorted most of the time, or else the dielectric absorption of the capacitor C2 could cause errors.


Similarly, if S1 is shorted momentarily (while leaving S2 shorted)

$$I^+ = rac{dV_{OUT}}{dt} imes$$
 (C1 + C<sub>x</sub>)

where  $C_x$  is the stray capacitance at the + input.


### Typical Single-Supply Applications

 $(V + = 5.0 V_{DC})$ 




**Note:** A 5V bias on the photodiode can cut its capacitance by a factor of 2 or 3, leading to improved response and lower noise. However, this bias on the photodiode will cause photodiode leakage (also known as its dark current).

Figure 33. Photodiode Current-to-Voltage Converter



(Upper limit of output range dictated by input common-mode range; lower limit dictated by minimum current requirement of LM385.)


#### Figure 34. Micropower Current Source



#### Figure 35. Low-Leakage Sample-and-Hold



SNOS622D-NOVEMBER 1994-REVISED MARCH 2013




If R1 = R5, R3 = R6, and R4 = R7; Then  $\frac{V_{OUT}}{V_{IN}} = \frac{R2 + 2R1}{R2} \times \frac{R4}{R3}$ 

Then VIN

 $\therefore A_V \approx 100$  for circuit shown

For good CMRR over temperature, low drift resistors should be used. Matching of R3 to R6 and R4 to R7 affects CMRR. Gain may be adjusted through R2. CMRR may be adjusted through R7.

### Figure 36. Instrumentation Amplifier



Oscillator frequency is determined by R1, R2, C1, and C2:  $f_{OSC} = 1/2\pi RC$ 

where R = R1 = R2 and C = C1 = C2.


This circuit, as shown, oscillates at 2.0 kHz with a peak-to-peak output swing of 4.5V.

### Figure 37. Sine-Wave Oscillator



#### SNOS622D-NOVEMBER 1994-REVISED MARCH 2013

 $(V + = 5.0 V_{DC})$ 











Figure 40. 10 Hz Bandpass Filter










Figure 41. 10 Hz High-Pass Filter (2 dB Dip)





Figure 42. 1 Hz Low-Pass Filter (Maximally Flat, Dual Supply Only)



 $(V + = 5.0 V_{DC})$ 

SNOS622D-NOVEMBER 1994-REVISED MARCH 2013





Output offset voltage reduced to the level of the input offset voltage of the bottom amplifier (typically 1 mV), referred to  $V_{\text{BIAS}}$ .

Figure 43. High Gain Amplifier with Offset Voltage Reduction

# **REVISION HISTORY**

Cł	nanges from Revision C (March 2013) to Revision D	Page
•	Changed layout of National Data Sheet to TI format	15



www.ti.com

Copyright © 1994–2013, Texas Instruments Incorporated



18-Oct-2013

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMC6022IM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	SN   CU SN	Level-1-260C-UNLIM	-40 to 85	LMC60 22IM	Samples
LMC6022IMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	SN   CU SN	Level-1-260C-UNLIM	-40 to 85	LMC60 22IM	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



18-Oct-2013

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	· /	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMC6022IMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

23-Sep-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMC6022IMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated