

SNAS558J-FEBRUARY 2000-REVISED MARCH 2013

LMC555 CMOS Timer


Check for Samples: LMC555

FEATURES

- Less than 1 mW Typical Power Dissipation at 5V Supply
- 3 MHz Astable Frequency Capability
- 1.5V Supply Operating Voltage Ensured
- Output Fully Compatible with TTL and CMOS Logic at 5V Supply
- Tested to -10 mA, +50 mA Output Current Levels
- Reduced Supply Current Spikes During Output Transitions
- Extremely Low Reset, Trigger, and Threshold Currents
- Excellent Temperature Stability
- Pin-for-Pin Compatible with 555 Series of Timers
- Available in 8-pin VSSOP Package and 8-Bump DSBGA package

DESCRIPTION

The LMC555 is a CMOS version of the industry standard 555 series general purpose timers. In addition to the standard package (SOIC, VSSSOP, and PDIP) the LMC555 is also available in a chip sized package (8 Bump DSBGA) using TI's DSBGA package technology. The LMC555 offers the same capability of generating accurate time delays and frequencies as the LM555 but with much lower power dissipation and supply current spikes. When operated as a one-shot, the time delay is precisely controlled by a single external resistor and capacitor. In the stable mode the oscillation frequency and duty cycle are accurately set by two external resistors and one capacitor. The use of Texas Instruments' LMCMOS process extends both the frequency range and low supply capability.




		~			
			<u> </u>		
 		++++	Į.,,,	 	
			Į		
	_[<u>ן</u>	ĪП	Π	
			Ī		
			Ŧ		

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



www.ti.com

Connection Diagram





www.ti.com

Table 1. Pin Descriptions

Din Nome	Package Pin Numbers								
Pin Name	8-Pin SOIC, VSSOP, and PDIP	8-Bump DSBGA							
GND	1	A3							
Trigger	2	B3							
Output	3	C3							
Reset	4	C2							
Control Voltage	5	C1							
Threshold	6	B1							
Discharge	7	A1							
V+	8	A2							



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾⁽³⁾

Supply Voltage, V ⁺	15V						
Input Voltages, V _{TRIG} , V _{RES} , V _{CTRL} , V _{THRESH}	-0.3V to V _S + 0.3V						
Output Voltages, V _O , V _{DIS}	15V						
Output Current I _O , I _{DIS}	100 mA						
Storage Temperature Range	−65°C to +150°C						
Soldering specification for PDIP package:							
Soldering (10 seconds)	260°C						
Soldering specification for all other packages:							
see product folder at www.ti.com.and.http://www.ti.com/lit/SNOA549							

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

(2) See AN-1112 (SNVA009) for DSBGA considerations.

(3) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.

Operating Ratings⁽¹⁾⁽²⁾

Temperature Range	
LMC555IM	-40°C to +125°C
LMC555CM/MM/N/TP	-40°C to +85°C
Thermal Resistance $(\theta_{JA})^{(1)}$	
SOIC, 8-Pin	169°C/W
VSSOP, 8-Pin	225°C/W
PDIP, 8-Pin	111°C/W
8-Bump DSBGA	220°C/W
Maximum Allowable Power Dissipation @25°C	
PDIP-8	1126 mW
SOIC-8	740 mW
VSSOP-8	555 mW
8-Bump DSBGA	568 mW

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

(2) See AN-1112 (SNVA009) for DSBGA considerations.

www.ti.com

STRUMENTS

EXAS

Electrical Characteristics⁽¹⁾ ⁽²⁾

Test Circuit, T = 25°C, all switches open, \overline{RESET} to V_S unless otherwise noted


	Parameter	Test Conditions	Min	Тур	Мах	Units (Limits)
I _S	Supply Current			50 100 150	150 250 400	μA
V _{CTRL}	Control Voltage	$ \begin{array}{l} V_S = 1.5V \\ V_S = 5V \\ V_S = 12V \end{array} $	0.8 2.9 7.4	1.0 3.3 8.0	1.2 3.8 8.6	V
V _{DIS}	Discharge Saturation Voltage	V_{S} = 1.5V, I_{DIS} = 1 mA V_{S} = 5V, I_{DIS} = 10 mA		75 150	150 300	mV
V _{OL}	Output Voltage (Low)			0.2 0.3 1.0	0.4 0.6 2.0	V
V _{OH}	Output Voltage (High)	$V_{S} = 1.5V, I_{O} = -0.25 \text{ mA}$ $V_{S} = 5V, I_{O} = -2 \text{ mA}$ $V_{S} = 12V, I_{O} = -10 \text{ mA}$	1.0 4.4 10.5	1.25 4.7 11.3		V
V _{TRIG}	Trigger Voltage	V _S = 1.5V V _S = 12V	0.4 3.7	0.5 4.0	0.6 4.3	V
I _{TRIG}	Trigger Current	$V_{\rm S} = 5V$		10		pА
V _{RES}	Reset Voltage	$V_{S} = 1.5V^{(3)}$ $V_{S} = 12V$	0.4 0.4	0.7 0.75	1.0 1.1	V
I _{RES}	Reset Current	$V_{S} = 5V$		10		pА
I _{THRESH}	Threshold Current	$V_{S} = 5V$		10		pА
I _{DIS}	Discharge Leakage	V _S = 12V		1.0	100	nA
t	Timing Accuracy	$\begin{array}{l} SW \ 2, \ 4 \ Closed \\ V_S = 1.5V \\ V_S = 5V \\ V_S = 12V \end{array}$	0.9 1.0 1.0	1.1 1.1 1.1	1.25 1.20 1.25	ms
Δt/ΔV _S	Timing Shift with Supply	$V_{S} = 5V \pm 1V$		0.3		%/V
Δt/ΔT	Timing Shift with Temperature	$V_{S} = 5V$		75		ppm/°C
f _A	Astable Frequency	SW 1, 3 Closed, $V_S = 12V$	4.0	4.8	5.6	kHz
f _{MAX}	Maximum Frequency	Max. Freq. Test Circuit, V _S = 5V		3.0		MHz
t _R , t _F	Output Rise and Fall Times	Max. Freq. Test Circuit $V_S = 5V, C_L = 10 \text{ pF}$		15		ns
t _{PD}	Trigger Propagation Delay	V _S = 5V, Measure Delay from Trigger to Output		100		ns

 All voltages are measured with respect to the ground pin, unless otherwise specified.
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

If the RESET pin is to be used at temperatures of -20°C and below V_S is required to be 2.0V or greater. (3)




SNAS558J-FEBRUARY 2000-REVISED MARCH 2013



For device pinout, please see Table 1.

Figure 3. Test Circuit



For device pinout, please see Table 1.

Figure 4. Maximum Frequency Test Circuit



www.ti.com

APPLICATION INFORMATION

MONOSTABLE OPERATION

In this mode of operation, the timer functions as a one-shot (Figure 5). The external capacitor is initially held discharged by internal circuitry. Upon application of a negative trigger pulse of less than $1/3 V_S$ to the Trigger terminal, the flip-flop is set which both releases the short circuit across the capacitor and drives the output high.





Figure 5. Monostable (One-Shot)

The voltage across the capacitor then increases exponentially for a period of $t_H = 1.1 R_A C$, which is also the time that the output stays high, at the end of which time the voltage equals 2/3 V_S. The comparator then resets the flip-flop which in turn discharges the capacitor and drives the output to its low state. Figure 6 shows the waveforms generated in this mode of operation. Since the charge and the threshold level of the comparator are both directly proportional to supply voltage, the timing internal is independent of supply.



 $\begin{array}{ll} V_{CC} = 5V & \mbox{Top Trace: Input 5 V/Div.} \\ TIME = 0.1 \mbox{ ms/Div.} & \mbox{Middle Trace: Output 5 V/Div.} \\ R_A = 9.1 \mbox{ k}\Omega & \mbox{Bottom Trace: Capacitor Voltage 2 V/Div.} \\ C = 0.01 \mbox{ } \mu F \end{array}$

Figure 6. Monostable Waveforms

Reset overrides Trigger, which can override threshold. Therefore the trigger pulse must be shorter than the desired t_{H} . The minimum pulse width for the Trigger is 20ns, and it is 400ns for the Reset. During the timing cycle when the output is high, the further application of a trigger pulse will not effect the circuit so long as the trigger input is returned high at least 10µs before the end of the timing interval. However the circuit can be reset during this time by the application of a negative pulse to the reset terminal. The output will then remain in the low state until a trigger pulse is again applied.


When the reset function is not use, it is recommended that it be connected to V_+ to avoid any possibility of false triggering. Figure 7 is a nomograph for easy determination of RC values for various time delays.

NOTE In monstable operation, the trigger should be driven high before the end of timing cycle.





www.ti.com



ASTABLE OPERATION

If the circuit is connected as shown in Figure 8 (Trigger and Threshold terminals connected together) it will trigger itself and free run as a multivibrator. The external capacitor charges through $R_A + R_B$ and discharges through R_B . Thus the duty cycle may be precisely set by the ratio of these two resistors.





Figure 8. Astable (Variable Duty Cycle Oscillator)

In this mode of operation, the capacitor charges and discharges between 1/3 V_S and 2/3 V_S . As in the triggered mode, the charge and discharge times, and therefore the frequency are independent of the supply voltage.

Figure 9 shows the waveform generated in this mode of operation.





 $\begin{array}{ll} V_{CC}=5V & \mbox{Top Trace: Output 5 V/Div.} \\ TIME=20\ \mu s/Div. & \mbox{Bottom Trace: Capacitor Voltage 1 V/Div.} \\ R_A=3.9\ k\Omega \\ R_B=9\ k\Omega \\ C=0.01\ \mu F \end{array}$

Figure 9. Astable Waveforms

The charge time (output high) is given by $t_1 = 0.693 (R_A + R_B)C$	(1)
And the discharge time (output low) by: $t_2 = 0.693 (R_B)C$	(2)
Thus the total period is: $T = t_1 + t_2 = 0.693 (R_A + 2R_B)C$	(3)
The frequency of oscillation is:	

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B)C}$$
(4)

Figure 10 may be used for quick determination of these RC Values. The duty cycle, as a fraction of total period that the output is low, is:

$$D = \frac{R_B}{R_A + 2R_B}$$
(5)





Figure 10. Free Running Frequency



FREQUENCY DIVIDER

The monostable circuit of Figure 5 can be used as a frequency divider by adjusting the length of the timing cycle. Figure 11 shows the waveforms generated in a divide by three circuit.



 $\begin{array}{ll} V_{CC} = 5V & \mbox{Top Trace: Input 4 V/Div.} \\ TIME = 20 \ \mu s/Div. & \mbox{Middle Trace: Output 2 V/Div.} \\ R_A = 9.1 \ k\Omega & \mbox{Bottom Trace: Capacitor 2 V/Div.} \\ C = 0.01 \ \mu F & \end{array}$

Figure 11. Frequency Divider Waveforms

PULSE WIDTH MODULATOR

When the timer is connected in the monostable mode and triggered with a continuous pulse train, the output pulse width can be modulated by a signal applied to the Control Voltage Terminal. Figure 12 shows the circuit, and in Figure 13 are some waveform examples.





Figure 12. Pulse Width Modulator



 $V_{CC} = 5V$ TIME = 0.2 ms/D R_A = 9.1 kΩ C = 0.01 µF

V_{CC} = 5V Top Trace: Modulation 1 V/Div. TIME = 0.2 ms/Div. Bottom Trace: Output Voltage 2 V/Div.





SNAS558J-FEBRUARY 2000-REVISED MARCH 2013

PULSE POSITION MODULATOR

This application uses the timer connected for astable operation, as in Figure 14, with a modulating signal again applied to the control voltage terminal. The pulse position varies with the modulating signal, since the threshold voltage and hence the time delay is varied. Figure 15 shows the waveforms generated for a triangle wave modulation signal.





Figure 14. Pulse Position Modulator



 $\label{eq:VCC} \begin{array}{l} V_{CC}=5V\\ TIME=0.1\mbox{ ms/Div}.\\ R_A=3.9\mbox{ k}\Omega\\ R_B=3\mbox{ k}\Omega\\ C=0.01\mbox{ }\mu F \end{array}$


Bottom Trace: Output Voltage 2 V/Div.



50% DUTY CYCLE OSCILLATOR

The frequency of oscillation is

 $f = 1/(1.4 R_C C)$







SNAS558J-FEBRUARY 2000-REVISED MARCH 2013

REVISION HISTORY

Cł	hanges from Revision I (March 2013) to Revision J P	Page
•	Changed layout of National Data Sheet to TI format	. 10

Copyright © 2000–2013, Texas Instruments Incorporated

www.ti.com



1-Nov-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMC555CM	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 85	LMC 555CM	
LMC555CM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	SN CU SN	Level-1-260C-UNLIM	-40 to 85	LMC 555CM	Samples
LMC555CMM	NRND	VSSOP	DGK	8	1000	TBD	Call TI	Call TI	-40 to 85	ZC5	
LMC555CMM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	ZC5	Samples
LMC555CMMX	NRND	VSSOP	DGK	8	3500	TBD	Call TI	Call TI	-40 to 85	ZC5	
LMC555CMMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	ZC5	Samples
LMC555CMX	NRND	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 85	LMC 555CM	
LMC555CMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	SN CU SN	Level-1-260C-UNLIM	-40 to 85	LMC 555CM	Samples
LMC555CN	NRND	PDIP	Ρ	8	40	TBD	Call TI	Call TI	-40 to 85	LMC 555CN	
LMC555CN/NOPB	ACTIVE	PDIP	Ρ	8	40	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	-40 to 85	LMC 555CN	Samples
LMC555CTP/NOPB	ACTIVE	DSBGA	YPB	8	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	F 02	Samples
LMC555CTPX/NOPB	ACTIVE	DSBGA	YPB	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	F 02	Samples
LMC555IM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC 555IM	Samples
LMC555IMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC 555IM	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



1-Nov-2013

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMC555CMM	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMC555CMM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMC555CMMX	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMC555CMMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMC555CMX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMC555CMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMC555CTP/NOPB	DSBGA	YPB	8	250	178.0	8.4	1.5	1.5	0.66	4.0	8.0	Q1
LMC555CTPX/NOPB	DSBGA	YPB	8	3000	178.0	8.4	1.5	1.5	0.66	4.0	8.0	Q1
LMC555IMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

24-Aug-2013



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMC555CMM	VSSOP	DGK	8	1000	210.0	185.0	35.0
LMC555CMM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LMC555CMMX	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMC555CMMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMC555CMX	SOIC	D	8	2500	367.0	367.0	35.0
LMC555CMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMC555CTP/NOPB	DSBGA	YPB	8	250	210.0	185.0	35.0
LMC555CTPX/NOPB	DSBGA	YPB	8	3000	210.0	185.0	35.0
LMC555IMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



YPB0008



B. This drawing is subject to change without notice.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated