

LM5017 100 V, 600 mA Constant On-Time Synchronous Buck Regulator

Check for Samples: LM5017

FEATURES

- Wide 7.5 V to 100 V Input Range
- Integrated 100 V, High and Low Side Switches
- No Schottky Required
- Constant On-time Control
- No Loop Compensation Required
- Ultra-Fast Transient Response
- Nearly Constant Operating Frequency
- Intelligent Peak Current Limit
- Adjustable Output Voltage from 1.225 V
- Precision 2% Feedback Reference
- Frequency Adjustable to 1 MHz
- Adjustable Undervoltage Lockout (UVLO)
- Remote Shutdown
- Thermal Shutdown

APPLICATIONS

- Smart Power Meters
- Telecommunication Systems
- Automotive Electronics
- Isolated Bias Supply
- Packages:
 - WSON-8
 - SO PowerPAD-8


Typical Application

DESCRIPTION

The LM5017 is a 100 V, 600 mA synchronous step-down regulator with integrated high side and low side MOSFETs. The constant-on-time (COT) control scheme employed in the LM5017 requires no loop compensation, provides excellent transient response, and enables very low step-down ratios. The on-time varies inversely with the input voltage resulting in nearly constant frequency over the input voltage range. A high voltage startup regulator provides bias power for internal operation of the IC and for integrated gate drivers.

A peak current limit circuit protects against overload conditions. The undervoltage lockout (UVLO) circuit allows the input undervoltage threshold and hysteresis to be independently programmed. Other protection features include thermal shutdown and bias supply undervoltage lockout (V_{CC} UVLO).

The LM5017 is available in WSON-8 and SO PowerPAD-8 plastic packages.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



Connection Diagram






Figure 1. Top View (Connect Exposed Pad to RTN) Figure 2. Top View (Connect Exposed Pad to RTN)

Pin Descriptions

Pin	Name	Description	Application Information
1	RTN	Ground	Ground connection of the integrated circuit.
2	V _{IN}	Input Voltage	Operating input range is 7.5 V to 100 V.
З	UVLO	Input Pin of Undervoltage Comparator	Resistor divider from $V_{\rm IN}$ to UVLO to GND programs the undervoltage detection threshold. An internal current source is enabled when UVLO is above 1.225 V to provide hysteresis. When UVLO pin is pulled below 0.66 V externally, the parts goes in shutdown mode.
4	R _{ON}	On-Time Control	A resistor between this pin and $V_{\rm IN}$ sets the switch ontime as a function of $V_{\rm IN}$. Minimum recommended ontime is 100ns at max input voltage.
5	FB	Feedback	This pin is connected to the inverting input of the internal regulation comparator. The regulation level is 1.225 V.
9	V _{CC}	Output from the Internal High Voltage Series Pass Regulator. Regulated at 7.6 V	The internal V_{CC} regulator provides bias supply for the gate drivers and other internal circuitry. A 1.0 μF decoupling capacitor is recommended.
7	BST	Bootstrap Capacitor	An external capacitor is required between the BST and SW pins (0.01 μ F ceramic). The BST pin capacitor is charged by the V _{CC} regulator through an internal diode when the SW pin is low.
8	SW	Switching Node	Power switching node. Connect to the output inductor and bootstrap capacitor.
	EP	Exposed Pad	Exposed pad must be connected to RTN pin. Connect to system ground plane on application board for reduced thermal resistance.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

www.ti.com

Absolute Maximum Ratings(1)(2)

V _{IN} , UVLO to RTN	-0.3 V to 100 V
SW to RTN	–1.5 V to V _{IN} +0.3 V
SW to RTN (100 ns transient)	−5 V to V _{IN} +0.3 V
BST to V _{CC}	100 V
BST to SW	13 V
R _{ON} to RTN	−0.3 V to 100 V
V _{CC} to RTN	-0.3 V to 13 V
FB to RTN	-0.3 V to 5 V
ESD Rating (Human Body Model (3)	2 kV
Lead Temperature (4)	200°C
Storage Temperature Range	−55°C to +150°C
Maximum Junction Temperature	150°C

- (1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For ensured specifications and test conditions, see the Electrical Characteristics. The RTN pin is the GND reference electrically connected to the substrate.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) The human body model is a 100pF capacitor discharged through a 1.5 k Ω resistor into each pin.
- (4) For detailed information on soldering plastic SO PowerPAD package, refer to the SNOA549 available from Texas Instruments. Max solder time not to exceed 4 seconds.

Recommended Operating Conditions(1)

V _{IN} Voltage	7.5 V to 100 V
Operating Junction Temperature	−40°C to +125°C

⁽¹⁾ Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For ensured specifications and test conditions, see the Electrical Characteristics. The RTN pin is the GND reference electrically connected to the substrate.

Thermal Characteristics⁽¹⁾

		WSON-8	SO PowerPAD-8	UNIT
θ_{JA}	Junction-to-ambient thermal resistance	41.3	41.1	°C/W
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	3.2	2.4	°C/W
Ψ_{JB}	Junction-to-board thermal characteristic parameter	19.2	24.4	°C/W
θ_{JB}	Junction-to-board thermal resistance	19.1	30.6	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance	34.7	37.3	°C/W
Ψ_{JT}	Junction-to-top thermal characteristic parameter	0.3	6.7	°C/W

Product Folder Links: LM5017

(1) The package thermal impedance is calculated in accordance with JESD 51.



Electrical Characteristics

Specifications with standard typeface are for $T_J = 25^{\circ}\text{C}$, and those with **boldface** type apply over full Operating Junction Temperature range. $V_{IN} = 48 \text{ V}$, unless otherwise stated. See ⁽¹⁾.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{CC} Supply						
V _{CC} Reg	V _{CC} Regulator Output	$V_{IN} = 48 \text{ V}, I_{CC} = 20 \text{ mA}$	6.25	7.6	8.55	V
	V _{CC} Current Limit	$V_{IN} = 48 \ V^{(2)}$	26			mA
	V _{CC} Undervoltage Lockout Voltage (V _{CC} increasing)		4.15	4.5	4.9	V
	V _{CC} Undervoltage Hysteresis			300		mV
	V _{CC} Drop Out Voltage	$V_{IN} = 9 \text{ V}, I_{CC} = 20 \text{ mA}$		2.3		V
	I _{IN} Operating Current	Non-Switching, FB = 3 V		1.75		mA
	I _{IN} Shutdown Current	UVLO = 0 V		50	225	μA
Switch Chara	acteristics					
	Buck Switch R _{DS(ON)}	I _{TEST} = 200 mA, BST-SW = 7 V		0.8	1.8	Ω
	Synchronous R _{DS(ON)}	I _{TEST} = 200 mA		0.45	1	Ω
	Gate Drive UVLO	V _{BST} - V _{SW} Rising	2.4	3	3.6	V
	Gate Drive UVLO Hysteresis			260		mV
Current Limi	t	<u>"</u>				
	Current Limit Threshold		0.7	1.02	1.3	А
	Current Limit Response Time	Time to Switch Off		150		ns
	OFF-Time Generator (Test 1)	FB = 0.1 V, V _{IN} = 48 V		12		μs
	OFF-Time Generator (Test 2)	FB = 1.0 V, V _{IN} = 48 V		2.5		μs
On-Time Ger	nerator					
	T _{ON} Test 1	$V_{IN} = 32 \text{ V}, R_{ON} = 100 \text{ k}$	270	350	460	ns
	T _{ON} Test 2	$V_{IN} = 48 \text{ V}, R_{ON} = 100 \text{ k}$	188	250	336	ns
	T _{ON} Test 3	V _{IN} = 75 V, R _{ON} = 250 k	250	370	500	ns
	T _{ON} Test 4	$V_{IN} = 10 \text{ V}, R_{ON} = 250 \text{ k}$	1880	3200	4425	ns
Minimum Off	-Time					
	Minimum Off-Timer	FB = 0 V		144		ns
Regulation a	nd Overvoltage Comparators	-		*		
	FB Regulation Level	Internal Reference Trip Point for Switch ON	1.2	1.225	1.25	V
	FB Overvoltage Threshold	Trip Point for Switch OFF		1.62		V
	FB Bias Current			60		nA
Undervoltage	e Sensing Function	, ,		· · · · · · · · · · · · · · · · · · ·		
	UV Threshold	UV Rising	1.19	1.225	1.26	V
	UV Hysteresis Input Current	UV = 2.5 V	-10	-20	-29	μΑ
	Remote Shutdown Threshold	Voltage at UVLO Falling	0.32	0.66		V
	Remote Shutdown Hysteresis			110		mV
Thermal Shu	tdown	-				1
Tsd	Thermal Shutdown Temperature			165		°C
	Thermal Shutdown Hysteresis			20		°C

⁽¹⁾ All limits are specified by design. All electrical characteristics having room temperature limits are tested during production at T_A = 25°C. All hot and cold limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.


Submit Documentation Feedback

Copyright © 2012–2013, Texas Instruments Incorporated

⁽²⁾ V_{CC} provides self bias for the internal gate drive and control circuits. Device thermal limitations limit external loading.



Typical Characteristics



LOAD CURRENT (mA)
Figure 3. Efficiency at 200 kHz, 10 V




Figure 5. V_{CC} vs I_{CC}




Figure 7. $T_{\mbox{\scriptsize ON}}$ vs $V_{\mbox{\scriptsize IN}}$ and $R_{\mbox{\scriptsize ON}}$




Figure 4. $V_{\rm CC}$ vs $V_{\rm IN}$




Figure 6. I_{CC} vs External V_{CC}






Figure 8. T_{OFF} (I $_{\text{LIM}})$ vs V_{FB} and V_{IN}










Figure 10. $I_{\rm IN}$ vs $V_{\rm IN}$ (Shutdown)




Figure 11. Switching Frequency vs V_{IN}



Thermal Curves




Figure 12. Thermal Derating Curve



Functional Block Diagram




Figure 13. Functional Block Diagram



Functional Description

The LM5017 step-down switching regulator features all the functions needed to implement a low cost, efficient, buck converter capable of supplying up to 0.6 A to the load. This high voltage regulator contains 100 V, Nchannel buck and synchronous switches, is easy to implement, and is provided in thermally enhanced SO PowerPAD-8 and WSON-8 packages. The regulator operation is based on a constant on-time control scheme using an on-time inversely proportional to V_{IN}. This control scheme does not require loop compensation. The current limit is implemented with a forced off-time inversely proportional to V_{OUT}. This scheme ensures short circuit protection while providing minimum foldback. The simplified block diagram of the LM5017 is shown in Figure 13.

The LM5017 can be applied in numerous applications to efficiently regulate down higher voltages. This regulator is well suited for 48 V telecom and 42 V automotive power bus ranges. Protection features include: thermal shutdown, Undervoltage Lockout (UVLO), minimum forced off-time, and an intelligent current limit.

Control Overview

The LM5017 buck regulator employs a control principle based on a comparator and a one-shot on-timer, with the output voltage feedback (FB) compared to an internal reference (1.225 V). If the FB voltage is below the reference the internal buck switch is turned on for the one-shot timer period, which is a function of the input voltage and the programming resistor (R_{ON}). Following the on-time the switch remains off until the FB voltage falls below the reference, but never before the minimum off-time forced by the minimum off-time one-shot timer. When the FB pin voltage falls below the reference and the minimum off-time one-shot period expires, the buck switch is turned on for another on-time one-shot period. This will continue until regulation is achieved and the FB voltage is approximately equal to 1.225 V (typ).

In a synchronous buck converter, the low side (sync) FET is 'on' when the high side (buck) FET is 'off'. The inductor current ramps up when the high side switch is 'on' and ramps down when the high side switch is 'off'. There is no diode emulation feature in this IC, and therefore, the inductor current may ramp in the negative direction at light load. This causes the converter to operate in continuous conduction mode (CCM) regardless of the output loading. The operating frequency remains relatively constant with load and line variations. The operating frequency can be calculated as:

$$f_{\rm sw} = \frac{V_{\rm OUT}}{10^{-10} \, \mathrm{x} \, \mathrm{R}_{\rm ON}}$$

The output voltage (V_{OUT}) is set by two external resistors (R_{FB1}, R_{FB2}). The regulated output voltage is calculated as:

$$V_{OUT} = 1.225V \times \frac{R_{FB2} + R_{FB1}}{R_{FB1}}$$

$$\frac{R_{FB2}}{R_{FB1}} = \frac{V_{OUT} - 1.225V}{1.225V}$$

This regulator regulates the output voltage based on ripple voltage at the feedback input, requiring a minimum amount of ESR for the output capacitor (C_{OUT}). A minimum of 25 mV of ripple voltage at the feedback pin (FB) is required for the LM5017. In cases where the capacitor ESR is too small, additional series resistance may be required (R_C in Figure 14).

For applications where lower output voltage ripple is required the output can be taken directly from a low ESR output capacitor, as shown in Figure 14. However, R_C slightly degrades the load regulation.

V_{cc} Regulator

The LM5017 contains an internal high voltage linear regulator with a nominal output of 7.6 V. The input pin (V_{IN}) can be connected directly to the line voltages up to 100 V. The V_{CC} regulator is internally current limited to 30 mA. The regulator sources current into the external capacitor at V_{CC} . This regulator supplies current to internal circuit blocks including the synchronous MOSFET driver and the logic circuits. When the voltage on the V_{CC} pin reaches the undervoltage lockout (V_{CC} UVLO) threshold of 4.5 V, the IC is enabled.

The V_{CC} regulator contains an internal diode connection to the BST pin to replenish the charge in the gate drive boot capacitor when SW pin is low.



At high input voltages, the power dissipated in the high voltage regulator is significant and can limit the overall achievable output power. As an example, with the input at 48 V and switching at high frequency, the V_{CC} regulator may supply up to 7 mA of current resulting in 48 V x 7 mA = 336 mW of power dissipation. If the V_{CC} voltage is driven externally by an alternate voltage source, between 8 V and 13 V, the internal regulator is disabled. This reduces the power dissipation in the IC.




Figure 14. Low Ripple Output Configuration

Regulation Comparator

The feedback voltage at FB is compared to an internal 1.225 V reference. In normal operation, when the output voltage is in regulation, an on-time period is initiated when the voltage at FB falls below 1.225 V. The high side switch will stay on for the on-time, causing the FB voltage to rise above 1.225 V. After the on-time period, the high side switch will stay off until the FB voltage again falls below 1.225 V. During start-up, the FB voltage will be below 1.225 V at the end of each on-time, causing the high side switch to turn on immediately after the minimum forced off-time of 144 ns. The high side switch can be turned off before the on-time is over, if the peak current in the inductor reaches the current limit threshold.

Overvoltage Comparator

The feedback voltage at FB is compared to an internal 1.62 V reference. If the voltage at FB rises above 1.62 V the on-time pulse is immediately terminated. This condition can occur if the input voltage and/or the output load changes suddenly. The high side switch will not turn on again until the voltage at FB falls below 1.225 V.

On-Time Generator

The on-time for the LM5017 is determined by the R_{ON} resistor, and is inversely proportional to the input voltage (V_{IN}) , resulting in a nearly constant frequency as V_{IN} is varied over its range. The on-time equation for the LM5017 is:

$$T_{ON} = \frac{10^{-10} \text{ x R}_{ON}}{V_{IN}}$$

See Figure 7. R_{ON} should be selected for a minimum on-time (at maximum V_{IN}) greater than 100 ns, for proper operation. This requirement limits the maximum switching frequency for high V_{IN} .

Current Limit

The LM5017 contains an intelligent current limit off-timer. If the current in the buck switch exceeds 1.02 A the present cycle is immediately terminated, and a non-resetable off-timer is initiated. The length of off-time is controlled by the FB voltage and the input voltage V_{IN} . As an example, when FB = 0 V and V_{IN} = 48 V, the maximum off-time is set to 16 μ s. This condition occurs when the output is shorted, and during the initial part of start-up. This amount of time ensures safe short circuit operation up to the maximum input voltage of 100 V.

In cases of overload where the FB voltage is above zero volts (not a short circuit) the current limit off-time is reduced. Reducing the off-time during less severe overloads reduces the amount of foldback, recovery time, and start-up time. The off-time is calculated from the following equation:

$$\Gamma_{OFF(ILIM)} = \frac{0.07 \; x \; V_{IN}}{V_{FB} + 0.2 V} \; \mu s \label{eq:GFF}$$

The current limit protection feature is peak limited. The maximum average output will be less than the peak.

Submit Documentation Feedback

Copyright © 2012–2013, Texas Instruments Incorporated



N-Channel Buck Switch and Driver

The LM5017 integrates an N-Channel Buck switch and associated floating high voltage gate driver. The gate driver circuit works in conjunction with an external bootstrap capacitor and an internal high voltage diode. A 0.01 uF ceramic capacitor connected between the BST pin and the SW pin provides the voltage to the driver during the on-time. During each off-time, the SW pin is at approximately 0 V, and the bootstrap capacitor charges from V_{CC} through the internal diode. The minimum off-timer, set to 144 ns, ensures a minimum time each cycle to recharge the bootstrap capacitor.

Synchronous Rectifier

The LM5017 provides an internal synchronous N-Channel MOSFET rectifier. This MOSFET provides a path for the inductor current to flow when the high-side MOSFET is turned off.

The synchronous rectifier has no diode emulation mode, and is designed to keep the regulator in continuous conduction mode even during light loads which would otherwise result in discontinuous operation.

Undervoltage Detector

The LM5017 contains a dual level undervoltage lockout (UVLO) circuit. When the UVLO pin voltage is below 0.66 V, the controller is in a low current shutdown mode. When the UVLO pin voltage is greater than 0.66V but less than 1.225 V, the controller is in standby mode. In standby mode the V_{CC} bias regulator is active while the regulator output is disabled. When the V_{CC} pin exceeds the V_{CC} undervoltage threshold and the UVLO pin voltage is greater than 1.225 V, normal operation begins. An external set-point voltage divider from V_{IN} to GND can be used to set the minimum operating voltage of the regulator.

UVLO hysteresis is accomplished with an internal 20 µA current source that is switched on or off into the impedance of the set-point divider. When the UVLO threshold is exceeded, the current source is activated to quickly raise the voltage at the UVLO pin. The hysteresis is equal to the value of this current times the resistance R_{UV2} .

UVLO	V _{CC}	Mode	Description
<0.66 V		Shutdown	V _{CC} regulator disabled. Switcher disabled.
0.66 V – 1.225 V		Standby	V _{CC} regulator enabled Switcher disabled.
>1.225 V	V _{CC} <4.5 V	Standby	V _{CC} regulator enabled. Switcher disabled.
	V _{CC} >4.5 V	Operating	V _{CC} enabled. Switcher enabled.

If the UVLO pin is wired directly to the V_{IN} pin, the regulator will begin operation once the V_{CC} undervoltage is satisfied.




Figure 15. UVLO Resistor Setting

Product Folder Links: LM5017

Copyright © 2012-2013, Texas Instruments Incorporated



Thermal Protection

The LM5017 should be operated so the junction temperature does not exceed 150°C during normal operation. An internal Thermal Shutdown circuit is provided to protect the LM5017 in the event of a higher than normal junction temperature. When activated, typically at 165°C, the controller is forced into a low power reset state, disabling the buck switch and the V_{CC} regulator. This feature prevents catastrophic failures from accidental device overheating. When the junction temperature reduces below 145°C (typical hysteresis = 20°C), the V_{CC} regulator is enabled, and normal operation is resumed.



APPLICATION INFORMATION

Selection of External Components

Selection of external components is illustrated through a design example. The design example specifications are:

Buck Converter Design Specifications					
Input voltage range	12.5 V to 95 V				
Output voltage	10 V				
Maximum Load current	500 mA				
Switching Frequency	200 kHz				

RFB1, RFB2:

 $V_{OUT} = V_{FB} x (R_{FB2}/R_{FB1} + 1)$, and since $V_{FB} = 1.225 \text{ V}$, the ratio of R_{FB2} to R_{FB1} calculates as 7:1. Standard values of 6.98 k Ω and 1.00 k Ω are chosen. Other values could be used as long as the 7:1 ratio is maintained.

Frequency Selection:

At the minimum input voltage, the maximum switching frequency of LM5017 is restricted by the forced minimum off-time ($T_{OFF(MIN)}$) as given by:

$$f_{\text{SW(MAX)}} = \frac{1 - D_{\text{MAX}}}{T_{\text{OFF(MIN)}}} = \frac{1 - 10/12.5}{200 \text{ ns}} = 1 \text{ MHz}$$

Similarly, at maximum input voltage, the maximum switching frequency of LM5017 is restricted by the minimum T_{ON} as given by:

$$f_{\text{SW(MAX)}} = \frac{D_{\text{MIN}}}{T_{\text{ON(MIN)}}} = \frac{10/95}{100 \text{ ns}} = 1.05 \text{ MHz}$$

Resistor R_{ON} sets the nominal switching frequency based on the following equations:

$$f_{\text{SW}} = \frac{V_{\text{OUT}}}{K \, x \, R_{\text{ON}}} \tag{1}$$

where K = 1 x 10^{-10} . Operation at high switching frequency results in lower efficiency while providing the smallest solution. For this example a conservative 200 kHz was selected, resulting in R_{ON} = 504 k Ω . Selecting a standard value for R_{ON} = 499 k Ω results in a nominal frequency of 202 kHz.

Inductor Selection:

The minimum inductance is selected to limit the output ripple to 20 to 40 percent of the maximum load current. In addition, the peak inductor current at maximum load should be smaller than the minimum current limit as given in Electrical Characteristics table. The inductor current ripple is given by:

$$\Delta I_{L} = \frac{V_{IN} - V_{OUT}}{L1 \ x \ f_{SW}} \ x \ \frac{V_{OUT}}{V_{IN}}$$

The maximum ripple is observed at maximum input voltage. Substituting $V_{IN} = 95 \text{ V}$ and $\Delta_{IL} = 40 \text{ percent x I}_{OUT}$ (max) results in L1 = 198.4 μ H. The next higher standard value of 220 μ H is chosen. The peak-to-peak minimum and maximum inductor current ripples of 35 mA and 204 mA are given at minimum and maximum input voltages respectively. The peak inductor and switch current is given by

$$I_{LI}(peak) = I_{OUT} + \frac{\Delta I_{L(MAX)}}{2} = 602 \text{ mA}$$

which is smaller than the minimum current limit. The inductor should be able to withstand the maximum current limit of 1.3 A, which can be reached during startup and overload conditions.

Copyright © 2012–2013, Texas Instruments Incorporated






Figure 16. Reference Schematic for Selection of External Components

Output Capacitor:

The output capacitor is selected to minimize the capacitive ripple across it. The maximum ripple is observed at maximum input voltage and is given by:

$$C_{\text{OUT}} = \frac{\Delta I_{\text{L}}}{8 \text{ x } f_{\text{sw}} \text{ x } \Delta V_{\text{ripple}}}$$

where ΔV_{ripple} is the voltage ripple across the capacitor. Substituting ΔV_{ripple} = 10 mV gives C_{OUT} = 12.64 μF . A 22 μF standard value is selected. An X5R or X7R type capacitor with a voltage rating 16 V or higher should be selected.

Series Ripple Resistor R_c:

The series resistor should be selected to produce sufficient ripple at the feedback node. The ripple produced by R_C is proportional to the inductor current ripple, and therefore R_C should be chosen for minimum inductor current ripple which occurs at minimum input voltage. The R_C is calculated by the equation:

$$R_C \ge \frac{25 \text{ mV}}{\Delta I_{L(MIN)}} \times \frac{V_{OUT}}{V_{REF}}$$

This gives an R_C of greater than or equal to 5.15 Ω . Selecting R_C = 5.23 Ω results in ~1 V of maximum output voltage ripple. For applications requiring lower output voltage ripple, Type II or Type III ripple injection circuits should be used as described in Ripple Configuration.

V_{cc} and Bootstrap Capacitor:

The V_{CC} capacitor provides charge to bootstrap capacitor as well as internal circuitry and low side gate driver. The Bootstrap capacitor provides charge to high side gate driver. A good value for CV_{CC} is 1 μ F. A good value for C_{BST} is 0.01 μ F.

Input Capacitor:

Input capacitor should be large enough to limit the input voltage ripple:

$$C_{IN} \ge \frac{I_{OUT(MAX)}}{8 \times f_{SW} \times \Delta V_{IN}}$$

choosing a $\Delta V_{IN} = 0.5$ V gives a minimum $C_{IN} = 1.24$ µF. A standard value of 2.2 µF is selected. The input capacitor should be rated for the maximum input voltage under all conditions. A 100 V, X7R dielectric should be selected for this design.

Input capacitor should be placed directly across V_{IN} and RTN (pin 2 and 1) of the IC. If it is not possible to place all of the input capacitor close to the IC, a 0.47 μ F capacitor should be placed near the IC to provide a bypass path for the high frequency component of the switching current. This helps limit the switching noise.

UVLO Resistors:

The UVLO resistors R_{FB1} and R_{FB2} set the UVLO threshold and hysteresis according to the following relationship: $V_{IN}(HYS) = I_{HYS} \times R_{UV2}$



and

$$I_{IN}$$
 (UVLO,rising) = 1.225V x $\left(\frac{R_{UV2}}{R_{UV1}} + 1\right)$

where I_{HYS} = 20 μ A. Setting UVLO hysteresis of 2.5 V and UVLO rising threshold of 12 V results in R_{UV1} = 14.53 $k\Omega$ and R_{UV2} = 125 $k\Omega$. Selecting standard value of R_{UV1} = 14 $k\Omega$ and R_{UV2} = 125 $k\Omega$ results in UVLO thresholds and hysteresis of 12.4 V and 2.5 V respectively.

Application Circuit: 12 V TO 95 V Input and 10 V, 500 mA Output Buck Converter

The application schematic of a buck supply is shown in Figure 17. For output voltage (V_{OUT}) above the maximum regulation threshold of V_{CC} (8.55 V, see Electrical Characteristics), the V_{CC} pin can be connected to V_{OUT} through a diode (D2), as shown below, for higher efficiency and lower power dissipation in the IC.




Figure 17. Final Schematic for 12V to 95V Input, and 10V, 500mA Output Buck Converter

Isolated DC-DC Converter Using LM5017

An isolated supply using LM5017 is shown in Figure 18. Inductor (L) in a typical buck circuit is replaced with a coupled inductor (X1). A diode (D1) is used to rectify the voltage on a secondary output. The nominal voltage at the secondary output (V_{OUT2}) is given by:

$$V_{OUT2} = V_{OUT1} x \frac{N_S}{N_P} - V_F$$

where VF is the forward voltage drop of D1, and NP, NS are the number of turns on the primary and secondary of coupled inductor X1. For output voltage (V_{OUT1}) above the maximum V_{CC} (8.55 V), the V_{CC} pin can be diode connected to V_{OUT1} for higher efficency and low dissipation in the IC. See AN-2204 (SNVA611) for a complete isolated bias design with LM5017.




Figure 18. Typical Isolated Application Schematic



Ripple ConfiguratioN

LM5017 uses Constant-On-Time (COT) control scheme, in which the on-time is terminated by an on-timer, and the off-time is terminated by the feedback voltage (V_{FB}) falling below the reference voltage (V_{REF}). Therefore, for stable operation, the feedback voltage must decrease monotonically, in phase with the inductor current during the off-time. Furthermore, this change in feedback voltage (V_{FB}) during off-time must be large enough to suppress any noise component present at the feedback node.

Table 1 shows three different methods for generating appropriate voltage ripple at the feedback node. Type 1 and Type 2 ripple circuits couple the ripple at the output of the converter to the feedback node (FB). The output voltage ripple has two components:

- 1. Capacitive ripple caused by the inductor current ripple charging/discharging the output capacitor.
- 2. Resistive ripple caused by the inductor current ripple flowing through the ESR of the output capacitor.

The capacitive ripple is not in phase with the inductor current. As a result, the capacitive ripple does not decrease monotonically during the off-time. The resistive ripple is in phase with the inductor current and decreases monotonically during the off-time. The resistive ripple must exceed the capacitive ripple at the output node (V_{OUT}) for stable operation. If this condition is not satisfied unstable switching behavior is observed in COT converters, with multiple on-time bursts in close succession followed by a long off-time.

Type 3 ripple method uses R_r and C_r and the switch node (SW) voltage to generate a triangular ramp. This triangular ramp is ac coupled using C_{ac} to the feedback node (FB). Since this circuit does not use the output voltage ripple, it is ideally suited for applications where low output voltage ripple is required. See application note AN-1481 (SNVA166) for more details for each ripple generation method.

Type 2 Type 1 Type 3 Lowest Cost Configuration Reduced Ripple Configuration Minimum Ripple Configuration V_{OUT} V_{OUT} Ø **GND** GND $C_r = 3300 pF$ $\frac{25 \text{ mV}}{\Delta I_{L(MIN)}} x \frac{V_{OUT}}{V_{REF}}$ $C \ge \frac{c}{f_{sw}(R_{FB2}||R_{FB1})}$ $C_{ac} = 100 \text{ nF}$ $R_r C_r \le \frac{(V_{IN(MIN)} - V_{OUT})}{x} T_{ON}$ $R_C \ge \frac{25 \text{ mV}}{\Delta I_{L(MIN)}}$

Table 1.

Soft Start

A soft-start feature can be implemented to the LM5017 using an external circuit. As shown in Figure 19, the soft-start circuit consists of one capacitor, C_1 , two resistors, R_1 and R_2 , and a diode, D. During the initial start-up, the VCC voltage is established prior to the V_{OUT} voltage. D is thereby forward biased and the FB voltage is pulled up above the reference voltage (1.225 V). The switcher is disabled. With the charging of the capacitor C_1 , the voltage at node B gradually decreases. Due to the action of the control circuit, V_{OUT} will gradually rise to maintain the FB voltage at the reference voltage. Once the voltage at node B is lower than the FB voltage, plus the voltage drop of D, the soft-start is finished and D is reverse biased.

During the initial part of the start-up, the FB voltage can be approximated as follows. Please note that the effect of R_1 has been ignored to simplify the calculation:

$$V_{FB} = (VCC - V_D) \times \frac{R_{FB1} \times R_{FB2}}{R_2 \times (R_{FB1} + R_{FB2}) + R_{FB1} \times R_{FB2}}$$

Submit Documentation Feedback

Copyright © 2012–2013, Texas Instruments Incorporated



To achieve the desired soft-start, the following design guidance is recommended:

- (1) R_2 is selected so that V_{FB} is higher than 1.225 V for a V_{CC} of 4.5 V, but is lower than 5 V when V_{CC} is 8.55 V. If an external V_{CC} is used, V_{FB} should not exceed 5 V at maximum V_{CC} .
- (2) C₁ is selected to achieve the desired start-up time that can be determined as:

$$t_S = C_1 \times (R_2 + \frac{R_{FB1} \times R_{FB2}}{R_{FB1} + R_{FB2}})$$

(3) R_1 is used to maintain the node B voltage at zero after the soft-start is finished. A value larger than the feedback resistor divider is preferred.

Based on the schematic shown in Figure 17, selecting C_1 = 1 uF, R_2 = 1 k Ω , R_1 = 30 k Ω results in a soft-start time of about 2 ms.




Figure 19. Soft-Start Circuit

Layout Recommendation

A proper layout is essential for optimum performance of the circuit. In particular, the following guidelines should be observed:

- 1. C_{IN}: The loop consisting of input capacitor (C_{IN}), V_{IN} pin, and RTN pin carries switching currents. Therefore, the input capacitor should be placed close to the IC, directly across V_{IN} and RTN pins and the connections to these two pins should be direct to minimize the loop area. In general it is not possible to accommodate all of input capacitance near the IC. A good practice is to use a 0.1 μF or 0.47 μF capacitor directly across the V_{IN} and RTN pins close to the IC, and the remaining bulk capacitor as close as possible (see Figure 20).
- 2. C_{VCC} and C_{BST}: The V_{CC} and bootstrap (BST) bypass capacitors supply switching currents to the high and low side gate drivers. These two capacitors should also be placed as close to the IC as possible, and the connecting trace length and loop area should be minimized (See Figure 20).
- 3. The Feedback trace carries the output voltage information and a small ripple component that is necessary for proper operation of LM5017. Therefore, care should be taken while routing the feedback trace to avoid coupling any noise to this pin. In particular, feedback trace should not run close to magnetic components, or parallel to any other switching trace.
- 4. SW trace: The SW node switches rapidly between V_{IN} and GND every cycle and is therefore a possible source of noise. The SW node area should be minimized. In particular, the SW node should not be inadvertently connected to a copper plane or pour.






Figure 20. Placement of Bypass Capacitors



REVISION HISTORY

Changes from Revision E (JULY 2013) to Revision F	Page
 Added SW to RTN (100 ns transient) Changes from Revision F (September 2013) to Revision G Changed formatting throughout document, to be TI compliant Changed minimum operating input voltage from 9 V to 7.5 V in "Features" Changed minimum operating input voltage from 9 V to 7.5 V in "Typical Application" Changed minimum operating input voltage from 9 V to 7.5 V in "Pin Descriptions" 	3
Changes from Revision F (September 2013) to Revision G	Page
Changed formatting throughout document, to be TI compliant	1
Changed minimum operating input voltage from 9 V to 7.5 V in "Features"	1
Changed minimum operating input voltage from 9 V to 7.5 V in "Typical Application"	1
Changed minimum operating input voltage from 9 V to 7.5 V in "Pin Descriptions"	2
Added Maximum Junction Temperature	3
• Changed minimum operating input voltage from 9 V to 7.5 V in "Recommended Operating Conditions"	3
Changed minimum operating input voltage from 9 V to 7.5 V in "Reference Schematic"	14





27-Sep-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
LM5017MR/NOPB	ACTIVE	SO PowerPAD	DDA	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR		L5017 MR	Samples
LM5017MRE/NOPB	ACTIVE	SO PowerPAD	DDA	8	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR		L5017 MR	Samples
LM5017MRX/NOPB	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR		L5017 MR	Samples
LM5017SD/NOPB	ACTIVE	WSON	NGU	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		L5017	Samples
LM5017SDX/NOPB	ACTIVE	WSON	NGU	8	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		L5017	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

27-Sep-2013

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Oct-2013


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

— Reel Width (WT)



*All dimensions are nominal


All differsions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5017MRE/NOPB	SO Power PAD	DDA	8	250	178.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM5017MRX/NOPB	SO Power PAD	DDA	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM5017SD/NOPB	WSON	NGU	8	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5017SDX/NOPB	WSON	NGU	8	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1


www.ti.com 11-Oct-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5017MRE/NOPB	SO PowerPAD	DDA	8	250	213.0	191.0	55.0
LM5017MRX/NOPB	SO PowerPAD	DDA	8	2500	367.0	367.0	35.0
LM5017SD/NOPB	WSON	NGU	8	1000	210.0	185.0	35.0
LM5017SDX/NOPB	WSON	NGU	8	4500	367.0	367.0	35.0





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>