

LM4121 Precision Micropower Low Dropout Voltage Reference

Check for Samples: LM4121

FEATURES (LM4121-1.2)

- Small SOT23-5 Package
- Low Voltage Operation
- High Output Voltage Accuracy: 0.2%
- Source and Sink Current Output: ±5 mA
- Supply current: 160 μA Typ.
- Low Temperature Coefficient: 50 ppm/°C
- Enable Pin
- Output Voltages: 1.25V and Adjustable
- Industrial Temperature Range: -40°C to +85°C
- (For Extended Temperature Range, -40°C to 125°C, Contact Texas Instruments)

APPLICATIONS

- Portable, Battery Powered Equipment
- Instrumentation and Process Control
- Automotive & Industrial
- Test Equipment
- Data Acquisition Systems
- Precision Regulators
- Battery Chargers
- Base Stations
- Communications
- Medical Equipment

DESCRIPTION

The LM4121 is a precision bandgap voltage reference available in a fixed 1.25V and adjustable version with up to 5 mA current source and sink capability.


This series reference operates with input voltages as low as 1.8V and up to 12V consuming 160 μ A (Typ.) supply current. In power down mode, device current drops to less than 2 μ A.

The LM4121 comes in two grades A and Standard. The best grade devices (A) have an initial accuracy of 0.2%, while the standard have an initial accuracy of 0.5%, both with a tempco of 50ppm/°C ensured from -40°C to +125°C.

The very low operating voltage, low supply current and power-down capability of the LM4121 makes this product an ideal choice for battery powered and portable applications.

The device performance is ensured over the industrial temperature range (-40°C to +85°C), while certain specs are ensured over the extended temperature range (-40°C to +125°C). Please contact Texas Instruments for full specifications over the extended temperature range. The LM4121 is available in a standard 5-pin SOT-23 package.

Block Diagram



^{*} Resistors are removed on the LM4121-ADJ †LM4121-ADJ only


Figure 1. LM4121-1.2 Block Diagram

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



Connection Diagrams






Figure 2. SOT23-5 Surface Mount Package

Figure 3. SOT23-5 Surface Mount Package

Table 1. SOT-23 Package Marking Information⁽¹⁾

Field Information
rst Field:
R = Reference
econd and third Field:
9 = 1.250V Voltage Option
) = Adjustable
ourth Field:
A-B = Initial Reference Voltage Tolerance
$A = \pm 0.2\%$
$B = \pm 0.5\%$

(1) Only four fields of marking are possible on the SOT-23's small surface. This table gives the meaning of the four fields.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)

-0.3V to 14V
Indefinite
280°C/W
350 mW
2 kV 200V
+260°C
+215°C
+220°C

- (1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see Electrical Characteristics LM4121-1.250V and Electrical Characteristics LM4121-ADJ tables. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) Without PCB copper enhancements. The maximum power dissipation must be de-rated at elevated temperatures and is limited by T_{JMAX} (maximum junction temperature), θ_{J-A} (junction to ambient thermal resistance) and T_A (ambient temperature). The maximum power dissipation at any temperature is: PDiss_{MAX} = (T_{JMAX} ¬ T_A)/θ_{J-A} up to the value listed in the Absolute Maximum Ratings.
- (4) The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin.



Operating Range (1)

Storage Temperature Range	-65°C to +150°C
Ambient Temperature Range	-40°C to +85°C
Junction Temperature Range	-40°C to +125°C

^{(1) &}quot;Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see Electrical Characteristics - LM4121-1.250V and Electrical Characteristics - LM4121-ADJ tables. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Electrical Characteristics LM4121-1.250V

Unless otherwise specified $V_{IN}=3.3V$, $I_{LOAD}=0$, $C_{OUT}=0.01\mu F$, $T_A=T_j=25^{\circ}C$. Limits with standard typeface are for $T_j=25^{\circ}C$, and limits in **boldface type** apply over the $-40^{\circ}C \le T_A \le +85^{\circ}C$ temperature range.

Symbol	Parameter	Conditions	Min ⁽¹⁾	Typ ⁽²⁾	Max (1)	Units
V _{OUT}	Output Voltage Initial Accuracy LM4121A-1.250			1.250	±0.2	%
	LM4121-1.250				±0.5	
TCV _{OUT} /°C	Temperature Coefficient	-40°C ≤ T _A ≤ +125°C		14	50	ppm/°c
$\Delta V_{OUT}/\Delta V_{IN}$	Line Regulation	1.8V ≤ V _{IN} ≤ 12V		0.0007	0.009 0.012	%/V
		0 mA ≤ I _{LOAD} ≤ 1 mA		0.03	0.08 0.17	
$\Delta V_{OUT}/\Delta I_{LOAD}$	Load Regulation	1 mA ≤ I _{LOAD} ≤ 5 mA		0.01	0.04 0.1	%/mA
		-1 mA ≤ I _{LOAD} ≤ 0 mA		0.04	0.12	
		-5 mA ≤ I _{LOAD} ≤ -1 mA		0.01		
Min-V _{IN}	Minimum Operating Voltage	I _{LOAD} = 5mA		1.5	1.8	V
V _N	Output Noise Voltage	0.1 Hz to 10 Hz		20		μV_{PP}
		10 Hz to 10 kHz		30		μV_{RMS}
I _S	Supply Current			160	250 275	μΑ
I _{SS}	Power-down Supply Current	$V_{IN} = 12V$ Enable = 0.4V Enable = 0.2V			1 2	μА
V _H	Logic High Input Voltage		1.6	1.5		V
V _L	Logic Low Input Voltage			0.4	0.2	V
I _H	Logic High Input Current			7	15	μA
IL	Logic Low Input Current			0.1		μΑ
		V _{IN} = 3.3V, V _{OUT} = 0		15		
	Chart Circuit Current		6		30	A
I _{SC}	Short Circuit Current	V _{IN} = 12V, V _{OUT} = 0		17		mA
		6			30	
Hyst	Thermal Hysteresis	-40°C ≤ T _A ≤ 125°C		0.5		mV/V

⁽¹⁾ Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate Tl's Averaging Outgoing Quality Level (AOQL).

Product Folder Links: LM4121

⁽²⁾ Typical numbers are at 25°C and represent the most likely parametric norm.

⁽³⁾ Thermal hysteresis is defined as the change in +25°C output voltage before and after exposing the device to temperature extremes.



Electrical Characteristics LM4121-1.250V (continued)

Unless otherwise specified $V_{IN} = 3.3V$, $I_{LOAD} = 0$, $C_{OUT} = 0.01\mu F$, $T_A = T_j = 25^{\circ}C$. Limits with standard typeface are for $T_j = 25^{\circ}C$, and limits in **boldface type** apply over the $-40^{\circ}C \le T_A \le +85^{\circ}C$ temperature range.

Symbol	Parameter	Conditions	Min ⁽¹⁾	Typ ⁽²⁾	Max (1)	Units
ΔV_{OUT}	Long Term Stability	1000 hrs. @ 25°C		100		ppm

⁴⁾ Long term stability is change in V_{REF} at 25°C measured continuously during 1000 hrs.

Electrical Characteristics LM4121-ADJ

Unless otherwise specified $V_{IN} = 3.3V$, $V_{OUT} = V_{REF}$, $I_{LOAD} = 0$, $C_{OUT} = 0.01\mu F$, $T_A = T_j = 25^{\circ}C$. Limits with standard typeface are for $T_j = 25^{\circ}C$, and limits in **boldface type** apply over the $-40^{\circ}C \le T_A \le +85^{\circ}C$ temperature range.

Symbol	Parameter	Conditions	Min ⁽¹⁾	Typ ⁽²⁾	Max (1)	Units
$V_{OUT} = V_{REF}$	Output Voltage Initial Accuracy LM4121A-ADJ			1.216	±0.2	%
	LM4121-ADJ				±0.5	
TCV _{REF} /°C	Temperature Coefficient	-40°C ≤ T _A ≤ +125°C		14	50	ppm/°c
$\Delta V_{REF} / \Delta V_{IN}$	Line Regulation	1.8V ≤ V _{IN} ≤ 12V		0.0007	0.009 0.012	%/V
		0 mA ≤ I _{LOAD} ≤ 1 mA		0.03	0.08 0.17	
ΔV _{OUT} /ΔΙ _{LOAD}	Load Regulation	1 mA ≤ I _{LOAD} ≤ 5 mA		0.01	0.04 0.1	%/mA
		$-1 \text{ mA} \le I_{LOAD} \le 0 \text{ mA}$		0.04	0.12	
		$-5 \text{ mA} \le I_{LOAD} \le -1 \text{ mA}$		0.01		
Min-V _{IN}	Minimum Operating Voltage	I _{LOAD} = 5 mA		1.5	1.8	V
V_N	Output Noise Voltage	0.1 Hz to 10 Hz		20		μV_{PP}
	(3)	10 Hz to 10 kHz		30		μV_{RMS}
I _S	Supply Current			160	250 275	μΑ
I _{SS}	Power-down Supply Current	$V_{IN} = 12V$ Enable = 0.4V Enable = 0.2V			1 2	μA
I _{BIAS}	Reference Pin Bias Current	(4)	15	40		nA
V _H	Logic High Input Voltage		1.6	1.5		V
V_L	Logic Low Input Voltage			0.4	0.2	V
I _H	Logic High Input Current			7	15	μA
IL	Logic Low Input Current			0.1		μΑ
		V _{OUT} = 0		15		
	Chart Cinavit Comment		6		30	^
I _{SC}	Short Circuit Current	V _{IN} = 12V, V _{OUT} = 0		17		mA
			6		30	

⁽¹⁾ Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate Tl's Averaging Outgoing Quality Level (AOQL).

⁽²⁾ Typical numbers are at 25°C and represent the most likely parametric norm.

⁽³⁾ Output noise for 1.25V option. Noise is proportional to V_{OUT}.

⁽⁴⁾ Bias Current flows out of the Adjust pin.



Electrical Characteristics LM4121-ADJ (continued)

Unless otherwise specified $V_{IN}=3.3V$, $V_{OUT}=V_{REF}$, $I_{LOAD}=0$, $C_{OUT}=0.01\mu F$, $T_A=T_j=25^{\circ}C$. Limits with standard typeface are for $T_j=25^{\circ}C$, and limits in **boldface type** apply over the $-40^{\circ}C \leq T_A \leq +85^{\circ}C$ temperature range.

, ,		7.	•	•		
Symbol	Parameter	Conditions	Min ⁽¹⁾	Typ ⁽²⁾	Max (1)	Units
Hyst	Thermal Hysteresis	-40°C ≤ T _A ≤ 125°C		0.5		mV/V
ΔV _{OUT}	Long Term Stability	1000 hrs. @ 25°C		100		ppm


- Thermal hysteresis is defined as the change in $+25^{\circ}$ C output voltage before and after exposing the device to temperature extremes. Long term stability is change in V_{REF} at 25°C measured continuously during 1000 hrs.


Product Folder Links: LM4121





LM4121- (All Options) Typical Operating Characteristics


Unless otherwise specified, $V_{IN} = 3.3V$, $V_{OUT} = 1.25V$, $I_{LOAD} = 0$, $C_{OUT} = 0.022 \mu F$, $T_A = 25^{\circ}C$ and $V_{EN} = V_{IN}$.

















LM4121- (All Options) Typical Operating Characteristics (continued)

Unless otherwise specified, $V_{IN} = 3.3V$, $V_{OUT} = 1.25V$, $I_{LOAD} = 0$, $C_{OUT} = 0.022 \mu F$, $T_A = 25^{\circ}C$ and $V_{EN} = V_{IN}$. PSRR



FREQUENCY (Hz) Figure 10.




Figure 11.





Figure 12.

Load Step Response



Load Step Response




Figure 14.

TIME (μs)

0

40

V_{OUT} (mV)

 $I_{OUT} (mA)$

-50

20



LM4121- (All Options) Typical Operating Characteristics (continued)

Unless otherwise specified, $V_{IN} = 3.3V$, $V_{OUT} = 1.25V$, $I_{LOAD} = 0$, $C_{OUT} = 0.022 \mu F$, $T_A = 25^{\circ}C$ and $V_{EN} = V_{IN}$.





Figure 16.







Figure 17.





LM4121-1.25 Typical Operating Characteristics

Unless otherwise specified, $V_{IN} = 3.3V$, $V_{OUT} = 1.25V$, $I_{LOAD} = 0$, $C_{OUT} = 0.022 \mu F$, $T_A = 25^{\circ}C$ and $V_{EN} = V_{IN}$.







Figure 20.





TIME (Hrs.) Figure 21.





LM4121-ADJ Typical Operating Characteristics

Unless otherwise specified, $V_{IN} = 3.3V$, $V_{OUT} = 1.2V$, $I_{LOAD} = 0$, $C_{OUT} = 0.022 \mu F$, $T_A = 25^{\circ}C$ and $V_{EN} = V_{IN}$.







Figure 24.







TIME (Hrs.) Figure 25.





Figure 27.




Submit Documentation Feedback


Copyright © 2000–2013, Texas Instruments Incorporated





LM4121-ADJ Typical Operating Characteristics (continued)

Unless otherwise specified, V_{IN} = 3.3V, V_{OUT} = 1.2V, I_{LOAD} = 0, C_{OUT} = 0.022 μ F, T_A = 25°C and V_{EN} = V_{IN} .











PIN DESCRIPTIONS

Output (Pin 5)	Reference Output.
Input (Pin 4)	Positive Supply.
Ground (Pin 2)	Negative Supply or Ground Connection
Enable (Pin 3)	Pulled to input for normal operation. Forcing this pin to ground will turn-off the output.
REF (Pin 1)	REF Pin (1.25V option only). This pin should be left unconnected for 1.25V option.
Adj (Pin 1)	V _{OUT} Adj Pin (Adjustable option only). See Application Hints section.

APPLICATION HINTS

The standard application circuit for the LM4121 is shown in Figure 34. The output voltage is set with the two feedback resistors, according to the following formula:

$$V_{OUT} = [V_{ref}(1 + R1/R2) - I_{bias} R1$$
 (1)

Values for R1 and R2 should be chosen to be less than 1 M Ω . I_{bias} typically flows out of the adjust pin. Values for V_{ref} and I_{bias} are found in the Electrical Characteristics - LM4121-1.250V and Electrical Characteristics - LM4121-ADJ tables. For best accuracy, be sure to take into account the variation of V_{REF} with input voltage, load and output voltage.

The LM4121 is designed to be stable with ceramic output capacitors in the range of $0.022\mu F$ to $0.047\mu F$. Note that $0.022\mu F$ is the minimum required output capacitor. These capacitors typically have an ESR of about 0.1 to 0.5Ω . Smaller ESR can be tolerated, however larger ESR can not. The output capacitor can be increased to improve load transient response, up to about $1\mu F$. However, values above $0.047\mu F$ must be tantalum. With tantalum capacitors, in the $1\mu F$ range, a small capacitor between the output and the reference (Adj) pin is required. This capacitor will typically be in the 50pF range. Care must be taken when using output capacitors of $1\mu F$ or larger. These application must be thoroughly tested over temperature, line and load. Also, when the LM4121 is used as a controller, with external active components, each application must be carefully tested to ensure a stable design. The adjust pin is sensitive to noise and capacitive loading. The trace to this pin must be as short as possible and the feedback resistors should be close to this pin. Also, a single point ground to the LM4121 will help ensure good accuracy at high load currents.

An input capacitor is typically not required. However, a 0.1µF ceramic can be used to help prevent line transients from entering the LM4121. Larger input capacitors should be tantalum or aluminium.

The enable pin is an analog input with very little hysteresis. About 6µA into this pin is required to turn the part on, and it must be taken close to GND to turn the part off (see Electrical Characteristics - LM4121-1.250V and Electrical Characteristics - LM4121-ADJ tables for thresholds). There is a *minimum* slew rate on this pin of about 0.003V/µS to prevent glitches on the output. All of these conditions can easily be met with ordinary CMOS or TTL logic. If the shutdown feature is not required, then this pin can safely be connected directly to the input supply. Floating this pin is not recommended.




Figure 34. Standard Application Circuit



PRINTED CIRCUIT BOARD LAYOUT CONSIDERATION

The mechanical stress due to PC board mounting can cause the output voltage to shift from its initial value. References in SOT packages are generally less prone to assembly stress than devices in Small Outline (SOIC) package.

To reduce the stress-related output voltage shifts, mount the reference on the low flex areas of the PC board such as near to the edge or the corner of the PC board.

Typical Application Circuits




Figure 35. Voltage Reference with Negative Output




Figure 36. 100mA Quasi-LDO Regulator




Figure 37. Boosted Output Current with Negative Voltage Reference




Figure 38. Voltage Reference with Complimentary Output




Figure 39. Two Terminal Constant Current Source





Figure 40. Precision Voltage Reference with Force and Sense Output








Figure 41. Programmable Current Source




Figure 42. Precision Comparator with Hysteresis




Figure 43. Power Supply Splitter

Figure 44. Li + Low Battery Detector




Figure 45. Flasher Circuit





REVISION HISTORY

Cł	hanges from Revision B (April 2013) to Revision C	Pa	ge
•	Changed layout of National Data Sheet to TI format		14





1-Nov-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM4121AIM5-1.2	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 85	R19A	
LM4121AIM5-1.2/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	R19A	Samples
LM4121AIM5-ADJ	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 85	R20A	
LM4121AIM5-ADJ/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	R20A	Samples
LM4121AIM5X-ADJ/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	R20A	Samples
LM4121IM5-1.2/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	R19B	Samples
LM4121IM5-ADJ	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 85	R20B	
LM4121IM5-ADJ/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	R20B	Samples
LM4121IM5X-ADJ/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	R20B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

1-Nov-2013

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Sep-2013


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

ali dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM4121AIM5-1.2	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4121AIM5-1.2/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4121AIM5-ADJ	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4121AIM5-ADJ/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4121AIM5X-ADJ/NOP B	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4121IM5-1.2/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4121IM5-ADJ	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4121IM5-ADJ/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4121IM5X-ADJ/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 23-Sep-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM4121AIM5-1.2	SOT-23	DBV	5	1000	210.0	185.0	35.0
LM4121AIM5-1.2/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LM4121AIM5-ADJ	SOT-23	DBV	5	1000	210.0	185.0	35.0
LM4121AIM5-ADJ/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LM4121AIM5X-ADJ/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LM4121IM5-1.2/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LM4121IM5-ADJ	SOT-23	DBV	5	1000	210.0	185.0	35.0
LM4121IM5-ADJ/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LM4121IM5X-ADJ/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>