NRND: Not recommended for new designs.

**TEXAS INSTRUMENTS-PRODUCTION DATA** 



# Stellaris<sup>®</sup> LM3S328 Microcontroller

DATA SHEET

DS-LM3S328-12739.2515 SPMS080H Copyright © 2007-2012 Texas Instruments Incorporated

# Copyright

Copyright © 2007-2012 Texas Instruments Incorporated All rights reserved. Stellaris and StellarisWare® are registered trademarks of Texas Instruments Incorporated. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

A Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Texas Instruments Incorporated 108 Wild Basin, Suite 350 Austin, TX 78746 http://www.ti.com/stellaris http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm





# **Table of Contents**

<b>Revision His</b>	story	19
About This I	Document	
	anual	
Related Docur	ments	23
Documentatio	n Conventions	
1	Architectural Overview	
1.1	Product Features	
1.2	Target Applications	
1.3	High-Level Block Diagram	
1.4	Functional Overview	
1.4.1	ARM Cortex™-M3	
1.4.2	Motor Control Peripherals	
1.4.3	Analog Peripherals	
1.4.4	Serial Communications Peripherals	35
1.4.5	System Peripherals	37
1.4.6	Memory Peripherals	37
1.4.7	Additional Features	38
1.4.8	Hardware Details	38
1.4.9	System Block Diagram	39
2	The Cortex-M3 Processor	40
2.1	Block Diagram	41
2.2	Overview	42
2.2.1	System-Level Interface	42
2.2.2	Integrated Configurable Debug	42
2.2.3	Trace Port Interface Unit (TPIU)	43
2.2.4	Cortex-M3 System Component Details	43
2.3	Programming Model	44
2.3.1	Processor Mode and Privilege Levels for Software Execution	44
2.3.2	Stacks	44
2.3.3	Register Map	45
2.3.4	Register Descriptions	46
2.3.5	Exceptions and Interrupts	59
2.3.6	Data Types	
2.4	Memory Model	
2.4.1	Memory Regions, Types and Attributes	
2.4.2	Memory System Ordering of Memory Accesses	
2.4.3	Behavior of Memory Accesses	
2.4.4	Software Ordering of Memory Accesses	
2.4.5	Bit-Banding	
2.4.6	Data Storage	
2.4.7	Synchronization Primitives	
2.5	Exception Model	
2.5.1	Exception States	
2.5.2	Exception Types	68

2.5.3	Exception Handlers	70
2.5.4	Vector Table	71
2.5.5	Exception Priorities	72
2.5.6	Interrupt Priority Grouping	72
2.5.7	Exception Entry and Return	72
2.6	Fault Handling	74
2.6.1	Fault Types	75
2.6.2	Fault Escalation and Hard Faults	
2.6.3	Fault Status Registers and Fault Address Registers	
2.6.4	Lockup	
2.7	Power Management	
2.7.1	Entering Sleep Modes	
2.7.2	Wake Up from Sleep Mode	
2.8	Instruction Set Summary	
	-	
3	Cortex-M3 Peripherals	
3.1	Functional Description	
3.1.1	System Timer (SysTick)	
3.1.2	Nested Vectored Interrupt Controller (NVIC)	
3.1.3	System Control Block (SCB)	
3.1.4	Memory Protection Unit (MPU)	
3.2	Register Map	
3.3	System Timer (SysTick) Register Descriptions	
3.4	NVIC Register Descriptions	
3.5	System Control Block (SCB) Register Descriptions	
3.6	Memory Protection Unit (MPU) Register Descriptions	130
3.6 <b>4</b>	Memory Protection Unit (MPU) Register Descriptions	
		140
4	JTAG Interface	<b> 140</b> 141
<b>4</b> 4.1	JTAG Interface Block Diagram	<b> 140</b> 141 141
<b>4</b> 4.1 4.2	JTAG Interface Block Diagram Signal Description	<b> 140</b> 141 141 142
<b>4</b> 4.1 4.2 4.3	JTAG Interface	<b> 140</b> 141 141 142 142
<b>4</b> 4.1 4.2 4.3 4.3.1	JTAG Interface Block Diagram Signal Description Functional Description JTAG Interface Pins	<b>140</b> 141 141 142 142 143
<b>4</b> 4.1 4.2 4.3 4.3.1 4.3.2	JTAG Interface Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG TAP Controller	<b>140</b> 141 141 142 142 143 144
<b>4</b> 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3	JTAG Interface Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG TAP Controller Shift Registers	<b>140</b> 141 141 142 142 143 144 144
<b>4</b> 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4	JTAG Interface Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG TAP Controller Shift Registers Operational Considerations	<b>140</b> 141 141 142 142 142 143 144 144 146
<b>4</b> 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4	JTAG Interface Block Diagram Signal Description Functional Description JTAG Interface Pins	<b>140</b> 141 141 142 142 143 144 144 146 146
<b>4</b> 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5	JTAG Interface Block Diagram	<b>140</b> 141 141 142 142 142 144 144 146 146 146
<b>4</b> 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2	JTAG Interface Block Diagram	<b>140</b> 141 142 142 142 143 144 144 146 146 146 148
<b>4</b> 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2 <b>5</b>	JTAG Interface Block Diagram	140 141 142 142 142 143 144 144 146 146 146 148 148 148
<b>4</b> 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2 <b>5</b> 5.1	JTAG Interface         Block Diagram         Signal Description         Functional Description         JTAG Interface Pins         JTAG Interface Pins         JTAG TAP Controller         Shift Registers         Operational Considerations         Initialization and Configuration         Register Descriptions         Instruction Register (IR)         Data Registers         Signal Description	140 141 141 142 142 142 143 144 144 146 146 146 148 150
<b>4</b> 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2 <b>5</b> 5.1 5.2	JTAG Interface	140 141 141 142 142 142 143 144 144 146 146 146 146 148 150 150
<b>4</b> 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2 <b>5</b> 5.1 5.2 5.2.1	JTAG Interface         Block Diagram         Signal Description         Functional Description         JTAG Interface Pins         JTAG TAP Controller         Shift Registers         Operational Considerations         Initialization and Configuration         Register Descriptions         Instruction Register (IR)         Data Registers         System Control         Signal Description         Functional Description	140 141 141 142 142 142 143 144 144 146 146 146 148 148 150 150 150
<b>4</b> 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2 <b>5</b> 5.1 5.2 5.2.1 5.2.1 5.2.2	JTAG Interface         Block Diagram         Signal Description         Functional Description         JTAG Interface Pins         JTAG TAP Controller         Shift Registers         Operational Considerations         Initialization and Configuration         Register Descriptions         Instruction Register (IR)         Data Registers         System Control         Signal Description         Functional Description         Rend         Reset Control	140 141 142 142 142 143 144 144 146 146 146 146 148 148 150 150 150 150
<b>4</b> 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2 <b>5</b> 5.1 5.2 5.2.1 5.2.2 5.2.3	JTAG Interface         Block Diagram         Signal Description         Functional Description         JTAG Interface Pins         JTAG TAP Controller         Shift Registers         Operational Considerations         Initialization and Configuration         Register Descriptions         Instruction Register (IR)         Data Registers         System Control         Signal Description         Functional Description         Power Control	140 141 141 142 142 142 143 144 144 146 146 146 146 146 146 146 150 150 150 150 155
<b>4</b> 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2 <b>5</b> 5.1 5.2 5.2.1 5.2.2 5.2.1 5.2.2 5.2.3 5.2.4	JTAG Interface         Block Diagram         Signal Description         Functional Description         JTAG Interface Pins         JTAG TAP Controller         Shift Registers         Operational Considerations         Initialization and Configuration         Register Descriptions         Instruction Register (IR)         Data Registers         System Control         Signal Description         Functional Description         Powie Identification         Reset Control         Power Control         Clock Control	140 141 142 142 142 142 143 144 144 146 146 146 146 146 146 146 150 150 155 155
<b>4</b> 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2 <b>5</b> 5.1 5.2 5.2.1 5.2.2 5.2.1 5.2.2 5.2.3 5.2.4 5.2.5	JTAG Interface         Block Diagram         Signal Description         Functional Description         JTAG Interface Pins         JTAG TAP Controller         Shift Registers         Operational Considerations         Initialization and Configuration         Register Descriptions         Instruction Register (IR)         Data Registers         System Control         Signal Description         Functional Description         Registers         System Control         Signal Description         Functional Description         Power Control         Power Control         Clock Control         System Control	140 141 142 142 142 143 144 144 146 146 146 146 146 148 150 150 150 155 155 158
<b>4</b> 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2 <b>5</b> 5.1 5.2 5.2.1 5.2.2 5.2.1 5.2.2 5.2.3 5.2.4 5.2.5 5.3	JTAG Interface         Block Diagram         Signal Description         Functional Description         JTAG Interface Pins         JTAG TAP Controller         Shift Registers         Operational Considerations         Initialization and Configuration         Register Descriptions         Instruction Register (IR)         Data Registers         System Control         Signal Description         Functional Description         Powice Identification         Reset Control         Power Control         Clock Control         System Control         Initialization and Configuration	140 141 142 142 142 143 144 144 146 146 146 146 146 146 148 148 150 150 155 155 158 159
<b>4</b> 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2 <b>5</b> 5.1 5.2 5.2.1 5.2.2 5.2.1 5.2.2 5.2.3 5.2.4 5.2.5	JTAG Interface         Block Diagram         Signal Description         Functional Description         JTAG Interface Pins         JTAG TAP Controller         Shift Registers         Operational Considerations         Initialization and Configuration         Register Descriptions         Instruction Register (IR)         Data Registers         System Control         Signal Description         Functional Description         Registers         System Control         Signal Description         Functional Description         Power Control         Power Control         Clock Control         System Control	140 141 141 142 142 142 143 144 144 146 146 146 146 146 146 146 146 146 146 146 150 150 150 155 155 158 159 160

	Internal Memory	206
6.1	Block Diagram	206
6.2	Functional Description	. 206
6.2.1	SRAM Memory	. 206
6.2.2	Flash Memory	
6.3	Flash Memory Initialization and Configuration	. 209
6.3.1	Changing Flash Protection Bits	
6.3.2	Flash Programming	. 210
6.4	Register Map	
6.5	Flash Register Descriptions (Flash Control Offset)	
6.6	Flash Register Descriptions (System Control Offset)	. 219
7	General-Purpose Input/Outputs (GPIOs)	223
7.1	Block Diagram	224
7.2	Signal Description	. 224
7.3	Functional Description	. 226
7.3.1	Data Control	227
7.3.2	Interrupt Control	. 228
7.3.3	Mode Control	. 229
7.3.4	Pad Control	. 229
7.3.5	Identification	229
7.4	Initialization and Configuration	. 229
7.5	Register Map	. 230
7.6	Register Descriptions	232
8	General-Purpose Timers	264
8.1	Block Diagram	
	Biook Biagram	200
8.2	Signal Description	
8.2 8.3	5	265
	Signal Description	265 266
8.3	Signal Description Functional Description	265 266 266
8.3 8.3.1	Signal Description Functional Description GPTM Reset Conditions	265 266 266 266
8.3 8.3.1 8.3.2	Signal Description Functional Description GPTM Reset Conditions	265 266 266 266 266 268
8.3 8.3.1 8.3.2 8.3.3	Signal Description Functional Description GPTM Reset Conditions 32-Bit Timer Operating Modes 16-Bit Timer Operating Modes	265 266 266 266 266 268 268
8.3 8.3.1 8.3.2 8.3.3 8.4	Signal Description Functional Description GPTM Reset Conditions 32-Bit Timer Operating Modes 16-Bit Timer Operating Modes Initialization and Configuration	265 266 266 266 268 268 271 271
8.3 8.3.1 8.3.2 8.3.3 8.4 8.4.1	Signal Description Functional Description GPTM Reset Conditions 32-Bit Timer Operating Modes 16-Bit Timer Operating Modes Initialization and Configuration 32-Bit One-Shot/Periodic Timer Mode	. 265 . 266 . 266 . 266 . 268 . 271 . 271 . 272
8.3 8.3.1 8.3.2 8.3.3 8.4 8.4.1 8.4.2	Signal Description Functional Description GPTM Reset Conditions 32-Bit Timer Operating Modes 16-Bit Timer Operating Modes Initialization and Configuration 32-Bit One-Shot/Periodic Timer Mode 32-Bit Real-Time Clock (RTC) Mode	265 266 266 266 268 271 271 271 272
8.3 8.3.1 8.3.2 8.3.3 8.4 8.4.1 8.4.2 8.4.3	Signal Description Functional Description GPTM Reset Conditions 32-Bit Timer Operating Modes 16-Bit Timer Operating Modes Initialization and Configuration 32-Bit One-Shot/Periodic Timer Mode 32-Bit Real-Time Clock (RTC) Mode 16-Bit One-Shot/Periodic Timer Mode	265 266 266 266 268 271 271 271 272 272
8.3 8.3.1 8.3.2 8.3.3 8.4 8.4.1 8.4.2 8.4.3 8.4.4	Signal Description Functional Description GPTM Reset Conditions 32-Bit Timer Operating Modes 16-Bit Timer Operating Modes Initialization and Configuration 32-Bit One-Shot/Periodic Timer Mode 32-Bit Real-Time Clock (RTC) Mode 16-Bit One-Shot/Periodic Timer Mode 16-Bit Input Edge Count Mode	265 266 266 268 271 271 271 272 272 273 273
8.3 8.3.1 8.3.2 8.3.3 8.4 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5	Signal Description Functional Description GPTM Reset Conditions 32-Bit Timer Operating Modes 16-Bit Timer Operating Modes Initialization and Configuration 32-Bit One-Shot/Periodic Timer Mode 32-Bit Real-Time Clock (RTC) Mode 16-Bit One-Shot/Periodic Timer Mode 16-Bit Input Edge Count Mode 16-Bit Input Edge Timing Mode 16-Bit PWM Mode Register Map	265 266 266 268 271 271 271 272 272 273 273 273 274 274
8.3 8.3.1 8.3.2 8.4 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6	Signal Description Functional Description GPTM Reset Conditions 32-Bit Timer Operating Modes 16-Bit Timer Operating Modes Initialization and Configuration 32-Bit One-Shot/Periodic Timer Mode 32-Bit Real-Time Clock (RTC) Mode 16-Bit One-Shot/Periodic Timer Mode 16-Bit Input Edge Count Mode 16-Bit Input Edge Timing Mode 16-Bit Input Edge Timing Mode	265 266 266 268 271 271 271 272 272 273 273 273 274 274
8.3 8.3.1 8.3.2 8.3.3 8.4 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6 8.5	Signal Description Functional Description GPTM Reset Conditions 32-Bit Timer Operating Modes 16-Bit Timer Operating Modes Initialization and Configuration 32-Bit One-Shot/Periodic Timer Mode 32-Bit Real-Time Clock (RTC) Mode 16-Bit One-Shot/Periodic Timer Mode 16-Bit Input Edge Count Mode 16-Bit Input Edge Timing Mode 16-Bit PWM Mode Register Map	265 266 266 266 268 271 271 272 272 273 273 273 274 274 275
$\begin{array}{c} 8.3 \\ 8.3.1 \\ 8.3.2 \\ 8.3.3 \\ 8.4 \\ 8.4.1 \\ 8.4.2 \\ 8.4.3 \\ 8.4.4 \\ 8.4.5 \\ 8.4.6 \\ 8.5 \\ 8.6 \end{array}$	Signal Description Functional Description GPTM Reset Conditions 32-Bit Timer Operating Modes 16-Bit Timer Operating Modes Initialization and Configuration 32-Bit One-Shot/Periodic Timer Mode 32-Bit Real-Time Clock (RTC) Mode 16-Bit One-Shot/Periodic Timer Mode 16-Bit Input Edge Count Mode 16-Bit Input Edge Timing Mode 16-Bit PWM Mode Register Map Register Descriptions	265 266 266 268 271 271 271 272 272 273 273 273 273 274 274 275 <b>300</b>
8.3 8.3.1 8.3.2 8.4 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6 8.5 8.6 <b>9</b>	Signal Description Functional Description GPTM Reset Conditions 32-Bit Timer Operating Modes 16-Bit Timer Operating Modes Initialization and Configuration 32-Bit One-Shot/Periodic Timer Mode 32-Bit Real-Time Clock (RTC) Mode 16-Bit One-Shot/Periodic Timer Mode 16-Bit Input Edge Count Mode 16-Bit Input Edge Timing Mode 16-Bit Input Edge Timing Mode 16-Bit PWM Mode Register Map Register Descriptions	265 266 266 268 271 271 271 272 272 273 273 273 274 274 274 275 <b>300</b> 301
8.3 8.3.1 8.3.2 8.3.3 8.4 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6 8.5 8.6 <b>9</b> 9.1	Signal Description Functional Description GPTM Reset Conditions 32-Bit Timer Operating Modes 16-Bit Timer Operating Modes Initialization and Configuration 32-Bit One-Shot/Periodic Timer Mode 32-Bit Real-Time Clock (RTC) Mode 16-Bit One-Shot/Periodic Timer Mode 16-Bit Input Edge Count Mode 16-Bit Input Edge Timing Mode 16-Bit PWM Mode Register Map Register Descriptions Watchdog Timer Block Diagram	265 266 266 268 271 271 272 272 273 273 273 274 274 274 275 <b>300</b> 301 301
8.3 8.3.1 8.3.2 8.3.3 8.4 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6 8.5 8.6 <b>9</b> 9.1 9.2	Signal Description Functional Description GPTM Reset Conditions 32-Bit Timer Operating Modes 16-Bit Timer Operating Modes Initialization and Configuration 32-Bit One-Shot/Periodic Timer Mode 32-Bit Real-Time Clock (RTC) Mode 16-Bit One-Shot/Periodic Timer Mode 16-Bit Input Edge Count Mode 16-Bit Input Edge Count Mode 16-Bit Input Edge Timing Mode 16-Bit PWM Mode Register Map Register Descriptions <b>Watchdog Timer</b> Block Diagram Functional Description	265 266 266 268 271 271 272 272 273 273 273 274 274 274 275 <b>300</b> 301 301 302
8.3 8.3.1 8.3.2 8.3.3 8.4 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6 8.5 8.6 <b>9</b> 9.1 9.2 9.3	Signal Description Functional Description GPTM Reset Conditions 32-Bit Timer Operating Modes 16-Bit Timer Operating Modes Initialization and Configuration 32-Bit One-Shot/Periodic Timer Mode 32-Bit Real-Time Clock (RTC) Mode 16-Bit One-Shot/Periodic Timer Mode 16-Bit Input Edge Count Mode 16-Bit Input Edge Count Mode 16-Bit Input Edge Timing Mode 16-Bit PWM Mode Register Map Register Descriptions Watchdog Timer Block Diagram Functional Description Initialization and Configuration	265 266 266 268 271 271 271 272 272 273 273 273 273 274 274 274 275 <b>300</b> 301 301 302 302
8.3 8.3.1 8.3.2 8.3.3 8.4 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6 8.5 8.6 <b>9</b> 9.1 9.2 9.3 9.4	Signal Description Functional Description GPTM Reset Conditions 32-Bit Timer Operating Modes 16-Bit Timer Operating Modes Initialization and Configuration 32-Bit One-Shot/Periodic Timer Mode 32-Bit Real-Time Clock (RTC) Mode 16-Bit One-Shot/Periodic Timer Mode 16-Bit Input Edge Count Mode 16-Bit Input Edge Count Mode 16-Bit Input Edge Timing Mode 16-Bit PWM Mode Register Map Register Descriptions Watchdog Timer Block Diagram Functional Description Initialization and Configuration Register Map	265 266 266 268 271 271 272 272 272 273 273 274 274 274 274 274 275 300 301 301 302 302 303

10.2	Signal Description	. 325
10.3	Functional Description	. 325
10.3.1	Sample Sequencers	. 326
10.3.2	Module Control	326
10.3.3	Hardware Sample Averaging Circuit	. 327
10.3.4	Analog-to-Digital Converter	. 327
10.3.5	Differential Sampling	. 328
10.3.6	Test Modes	
10.3.7	Internal Temperature Sensor	
10.4	Initialization and Configuration	
10.4.1	Module Initialization	
10.4.2	Sample Sequencer Configuration	
10.5	Register Map	
10.6	Register Descriptions	
11	Universal Asynchronous Receivers/Transmitters (UARTs)	
11.1	Block Diagram	
11.1	Signal Description	
11.2	Functional Description	
11.3.1	•	
	Transmit/Receive Logic	
11.3.2	Baud-Rate Generation	
11.3.3	Data Transmission	
11.3.4	FIFO Operation	
11.3.5	Interrupts	
11.3.6	Loopback Operation	
11.4	Initialization and Configuration	
11.5	Register Map	. 366
11.5 11.6	Register Map Register Descriptions	. 366 . 367
11.5 11.6 <b>12</b>	Register Map Register Descriptions Synchronous Serial Interface (SSI)	. 366 . 367 <b>. 400</b>
11.5 11.6 <b>12</b> 12.1	Register Map Register Descriptions	. 366 . 367 <b>. 400</b> . 400
11.5 11.6 <b>12</b> 12.1 12.2	Register Map Register Descriptions Synchronous Serial Interface (SSI) Block Diagram Signal Description	. 366 . 367 <b>. 400</b> . 400 . 400
11.5 11.6 <b>12</b> 12.1 12.2 12.3	Register Map Register Descriptions Synchronous Serial Interface (SSI) Block Diagram Signal Description Functional Description	. 366 . 367 <b>. 400</b> . 400 . 400 . 401
11.5 11.6 <b>12</b> 12.1 12.2 12.3 12.3.1	Register Map Register Descriptions Synchronous Serial Interface (SSI)	. 366 . 367 <b>. 400</b> . 400 . 400 . 401 . 401
11.5 11.6 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2	Register Map Register Descriptions Synchronous Serial Interface (SSI)	. 366 . 367 . 400 . 400 . 400 . 401 . 401 . 401
11.5 11.6 <b>12</b> 12.1 12.2 12.3 12.3.1	Register Map Register Descriptions Synchronous Serial Interface (SSI)	. 366 . 367 . 400 . 400 . 400 . 401 . 401 . 401 . 402
11.5 11.6 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3 12.3.4	Register Map Register Descriptions Synchronous Serial Interface (SSI)	. 366 . 367 . 400 . 400 . 400 . 401 . 401 . 401 . 402 . 402
11.5 11.6 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3 12.3.4 12.4	Register Map         Register Descriptions         Synchronous Serial Interface (SSI)         Block Diagram         Signal Description         Functional Description         Bit Rate Generation         FIFO Operation         Interrupts         Frame Formats         Initialization and Configuration	. 366 . 367 . 400 . 400 . 401 . 401 . 401 . 401 . 402 . 402 . 410
11.5 11.6 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3 12.3.4 12.4 12.5	Register Map         Register Descriptions         Synchronous Serial Interface (SSI)         Block Diagram         Signal Description         Functional Description         Bit Rate Generation         FIFO Operation         Interrupts         Frame Formats         Initialization and Configuration         Register Map	. 366 . 367 . 400 . 400 . 401 . 401 . 401 . 401 . 402 . 402 . 410 . 411
11.5 11.6 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3 12.3.4 12.4	Register Map         Register Descriptions         Synchronous Serial Interface (SSI)         Block Diagram         Signal Description         Functional Description         Bit Rate Generation         FIFO Operation         Interrupts         Frame Formats         Initialization and Configuration	. 366 . 367 . 400 . 400 . 401 . 401 . 401 . 401 . 402 . 402 . 410 . 411
11.5 11.6 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3 12.3.4 12.4 12.5	Register Map         Register Descriptions         Synchronous Serial Interface (SSI)         Block Diagram         Signal Description         Functional Description         Bit Rate Generation         FIFO Operation         Interrupts         Frame Formats         Initialization and Configuration         Register Map	. 366 . 367 . 400 . 400 . 401 . 401 . 401 . 401 . 402 . 402 . 410 . 411 . 412
11.5 11.6 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3 12.3.4 12.4 12.5 12.6	Register Map         Register Descriptions         Synchronous Serial Interface (SSI)         Block Diagram         Signal Description         Functional Description         Bit Rate Generation         FIFO Operation         Interrupts         Frame Formats         Initialization and Configuration         Register Map         Register Descriptions	. 366 . 367 . 400 . 400 . 401 . 401 . 401 . 401 . 402 . 402 . 402 . 410 . 411 . 412 . 438
11.5 11.6 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3 12.3.4 12.4 12.5 12.6 <b>13</b>	Register Map         Register Descriptions         Synchronous Serial Interface (SSI)         Block Diagram         Signal Description         Functional Description         Bit Rate Generation         FIFO Operation         Interrupts         Frame Formats         Initialization and Configuration         Register Map         Register Descriptions         Inter-Integrated Circuit (I <sup>2</sup> C) Interface	. 366 . 367 . 400 . 400 . 401 . 401 . 401 . 401 . 402 . 402 . 402 . 410 . 411 . 412 . 438 . 439
11.5 11.6 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3 12.3.4 12.4 12.5 12.6 <b>13</b> 13.1	Register Map         Register Descriptions         Synchronous Serial Interface (SSI)         Block Diagram         Signal Description         Functional Description         Bit Rate Generation         FIFO Operation         Interrupts         Frame Formats         Initialization and Configuration         Register Descriptions         Inter-Integrated Circuit (I <sup>2</sup> C) Interface         Block Diagram	. 366 . 367 . 400 . 400 . 401 . 401 . 401 . 401 . 402 . 402 . 410 . 411 . 412 . 439 . 439 . 439
11.5 11.6 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3 12.3.4 12.4 12.5 12.6 <b>13</b> 13.1 13.2	Register Map         Register Descriptions         Synchronous Serial Interface (SSI)         Block Diagram         Signal Description         Functional Description         Bit Rate Generation         FIFO Operation         Interrupts         Frame Formats         Initialization and Configuration         Register Map         Register Descriptions         Inter-Integrated Circuit (I <sup>2</sup> C) Interface         Block Diagram         Signal Description	. 366 . 367 . 400 . 400 . 401 . 401 . 401 . 401 . 402 . 402 . 402 . 410 . 411 . 412 . 439 . 439 . 439 . 439
11.5 11.6 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3 12.3.4 12.4 12.5 12.6 <b>13</b> 13.1 13.2 13.3	Register Map         Register Descriptions         Synchronous Serial Interface (SSI)         Block Diagram         Signal Description         Functional Description         Bit Rate Generation         FIFO Operation         Interrupts         Frame Formats         Initialization and Configuration         Register Descriptions         Inter-Integrated Circuit (I <sup>2</sup> C) Interface         Block Diagram         Signal Description         Functional Description	. 366 . 367 . 400 . 400 . 401 . 401 . 401 . 401 . 402 . 402 . 402 . 410 . 411 . 412 . 438 . 439 . 439 . 439 . 439 . 440
11.5 11.6 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3 12.3.4 12.4 12.5 12.6 <b>13</b> 13.1 13.2 13.3 13.3.1	Register Map       Register Descriptions         Synchronous Serial Interface (SSI)       Block Diagram         Block Diagram       Signal Description         Functional Description       Functional Description         Bit Rate Generation       FIFO Operation         Interrupts       Frame Formats         Initialization and Configuration       Register Map         Register Descriptions       Inter-Integrated Circuit (I <sup>2</sup> C) Interface         Block Diagram       Signal Description         Signal Description       Interface         Signal Description       Signal Description         Signal Description       Signal Description         Signal Description       Signal Description         Signal Description       Signal Description	. 366 . 367 . 400 . 400 . 401 . 401 . 401 . 401 . 402 . 402 . 402 . 410 . 411 . 412 . 438 . 439 . 439 . 439 . 439 . 440 . 442
11.5 11.6 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3 12.3.4 12.4 12.5 12.6 <b>13</b> 13.1 13.2 13.3 13.3.1 13.3.2 13.3.3	Register Map       Register Descriptions         Synchronous Serial Interface (SSI)       Block Diagram         Signal Description       Functional Description         Bit Rate Generation       FIFO Operation         Interrupts       Frame Formats         Initialization and Configuration       Register Map         Register Descriptions       Inter-Integrated Circuit (I <sup>2</sup> C) Interface         Block Diagram       Signal Description         Ingram       Signal Description         Inter-Integrated Circuit (I <sup>2</sup> C) Interface       Intercinal Description         Iventional Description       Interface         Interlated Speed Modes       Interrupts	. 366 . 367 . 400 . 400 . 401 . 401 . 401 . 401 . 402 . 402 . 402 . 410 . 411 . 412 . 439 . 439 . 439 . 439 . 439 . 442 . 442 . 442
11.5 11.6 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3 12.3.4 12.4 12.5 12.6 <b>13</b> 13.1 13.2 13.3 13.3.1 13.3.2 13.3.3 13.3.4	Register Map       Register Descriptions         Synchronous Serial Interface (SSI)       Block Diagram         Block Diagram       Signal Description         Functional Description       Bit Rate Generation         FIFO Operation       Interrupts         Frame Formats       Initialization and Configuration         Register Map       Register Descriptions         Inter-Integrated Circuit (I <sup>2</sup> C) Interface       Block Diagram         Signal Description       Interface         Block Diagram       Signal Description         Signal Description       Valiable Speed Modes	. 366 . 367 . 400 . 400 . 401 . 401 . 401 . 401 . 402 . 402 . 402 . 402 . 410 . 411 . 412 . 438 . 439 . 439 . 439 . 439 . 439 . 442 . 442 . 443
11.5 11.6 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3 12.3.4 12.4 12.5 12.6 <b>13</b> 13.1 13.2 13.3 13.3.1 13.3.2 13.3.3 13.3.4	Register Map         Register Descriptions         Synchronous Serial Interface (SSI)         Block Diagram         Signal Description         Functional Description         Bit Rate Generation         FIFO Operation         Interrupts         Frame Formats         Initialization and Configuration         Register Map         Register Descriptions         Inter-Integrated Circuit (I <sup>2</sup> C) Interface         Block Diagram         Signal Description         Functional Description         Ivertified Circuit (I <sup>2</sup> C) Interface         Block Diagram         Signal Description         Ivertified Circuit (I <sup>2</sup> C) Interface         Block Diagram         Signal Description         Ivertified Circuit (I <sup>2</sup> C) Interface         Block Diagram         Signal Description         Ivertified Circuit (I <sup>2</sup> C) Interface         Block Diagram         Signal Description         Ivertified Circuit (I <sup>2</sup> C) Interface         Block Diagram         Signal Description         Ivertified Circuit (I <sup>2</sup> C) Interface         Block Diagram         Signal Description         Ivertified Circuit (I <sup>2</sup> C) Interface	. 366 . 367 . 400 . 400 . 401 . 401 . 401 . 401 . 402 . 402 . 402 . 402 . 410 . 411 . 412 . 438 . 439 . 439 . 439 . 439 . 439 . 442 . 443 . 443

13.5	Register Map	
13.6	Register Descriptions (I <sup>2</sup> C Master) Register Descriptions (I <sup>2</sup> C Slave)	
13.7		
14	Pin Diagram	
15	Signal Tables	
15.1	Signals by Pin Number	
15.2 15.3	Signals by Signal Name	
15.3 15.4	Signals by Function, Except for GPIO GPIO Pins and Alternate Functions	
15.5	Connections for Unused Signals	
	-	
16	Operating Characteristics	
17	Electrical Characteristics	
17.1 17.1.1	DC Characteristics	
17.1.1	Maximum Ratings	
17.1.2	Recommended DC Operating Conditions On-Chip Low Drop-Out (LDO) Regulator Characteristics	
17.1.3	GPIO Module Characteristics	
	Power Specifications	
	Flash Memory Characteristics	
17.2	AC Characteristics	
17.2.1	Load Conditions	
17.2.2	Clocks	. 486
17.2.3	JTAG and Boundary Scan	. 486
17.2.4	Reset	488
17.2.5	Sleep Modes	. 490
17.2.6	General-Purpose I/O (GPIO)	
17.2.7	Analog-to-Digital Converter	
17.2.8	Synchronous Serial Interface (SSI)	
17.2.9	Inter-Integrated Circuit (I <sup>2</sup> C) Interface	. 494
Α	Serial Flash Loader	
A.1	Serial Flash Loader	
A.2	Interfaces	
A.2.1	UART	
A.2.2	SSI	
A.3 A.3.1	Packet Handling Packet Format	
A.3.1 A.3.2	Sending Packets	
A.3.3	Receiving Packets	
A.4	Commands	
A.4.1	COMMAND_PING (0X20)	
A.4.2	COMMAND_GET_STATUS (0x23)	
A.4.3	COMMAND_DOWNLOAD (0x21)	
A.4.4	COMMAND_SEND_DATA (0x24)	. 499
A.4.5	COMMAND_RUN (0x22)	. 499
A.4.6	COMMAND_RESET (0x25)	
В	Register Quick Reference	501

С	Ordering and Contact Information	518
C.1	Ordering Information	518
C.2	Part Markings	518
C.3	Kits	519
C.4	Support Information	519
D	Package Information	520
D.1	48-Pin LQFP Package	520
D11	Deskens Dimensions	500
0.1.1	Package Dimensions	
	Tray Dimensions	
D.1.2	•	522

# List of Figures

<b>-</b> ' <b>4 4</b>		~~
Figure 1-1.	Stellaris LM3S328 Microcontroller High-Level Block Diagram	
Figure 1-2.	LM3S328 Controller System-Level Block Diagram	
Figure 2-1.	CPU Block Diagram	
Figure 2-2.	TPIU Block Diagram	
Figure 2-3.	Cortex-M3 Register Set	
Figure 2-4.	Bit-Band Mapping	
Figure 2-5.	Data Storage	
Figure 2-6.	Vector Table	
Figure 2-7.	Exception Stack Frame	
Figure 3-1.	SRD Use Example	
Figure 4-1.	JTAG Module Block Diagram	
Figure 4-2.	Test Access Port State Machine	144
Figure 4-3.	IDCODE Register Format	148
Figure 4-4.	BYPASS Register Format	149
Figure 4-5.	Boundary Scan Register Format	149
Figure 5-1.	Basic RST Configuration	152
Figure 5-2.	External Circuitry to Extend Power-On Reset	152
Figure 5-3.	Reset Circuit Controlled by Switch	153
Figure 5-4.	Main Clock Tree	156
Figure 6-1.	Flash Block Diagram	206
Figure 7-1.	GPIO Module Block Diagram	224
Figure 7-2.	GPIO Port Block Diagram	227
Figure 7-3.	GPIODATA Write Example	228
Figure 7-4.	GPIODATA Read Example	228
Figure 8-1.	GPTM Module Block Diagram	265
Figure 8-2.	16-Bit Input Edge Count Mode Example	
Figure 8-3.	16-Bit Input Edge Time Mode Example	
Figure 8-4.	16-Bit PWM Mode Example	
Figure 9-1.	WDT Module Block Diagram	
Figure 10-1.	ADC Module Block Diagram	
Figure 10-2.	Differential Sampling Range, V <sub>IN_ODD</sub> = 1.5 V	
Figure 10-3.	Differential Sampling Range, $V_{IN_{ODD}} = 0.75 V$	329
Figure 10-4.	Differential Sampling Range, $V_{IN ODD} = 2.25 V$	
Figure 10-5.	Internal Temperature Sensor Characteristic	
Figure 11-1.	UART Module Block Diagram	
Figure 11-2.	UART Character Frame	
Figure 12-1.	SSI Module Block Diagram	
Figure 12-1.	TI Synchronous Serial Frame Format (Single Transfer)	
Figure 12-2.	TI Synchronous Serial Frame Format (Continuous Transfer)	
Figure 12-3.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	
•	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	
Figure 12-5.	Freescale SPI Frame Format with SPO=0 and SPH=1	
Figure 12-6.		
Figure 12-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	
Figure 12-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	
Figure 12-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	
⊢igure 12-10.	MICROWIRE Frame Format (Single Frame)	408

Figure 12-11.	MICROWIRE Frame Format (Continuous Transfer)	409
	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	
Figure 13-1.	I <sup>2</sup> C Block Diagram	439
Figure 13-2.	I <sup>2</sup> C Bus Configuration	440
Figure 13-3.	START and STOP Conditions	440
Figure 13-4.	Complete Data Transfer with a 7-Bit Address	441
Figure 13-5.	R/S Bit in First Byte	441
Figure 13-6.	Data Validity During Bit Transfer on the I <sup>2</sup> C Bus	441
Figure 13-7.	Master Single SEND	444
Figure 13-8.	Master Single RECEIVE	445
Figure 13-9.	Master Burst SEND	446
	Master Burst RECEIVE	
Figure 13-11.	Master Burst RECEIVE after Burst SEND	448
Figure 13-12.	Master Burst SEND after Burst RECEIVE	449
Figure 13-13.	Slave Command Sequence	450
Figure 14-1.	48-Pin QFP Package Pin Diagram	474
Figure 17-1.	Load Conditions	486
Figure 17-2.	JTAG Test Clock Input Timing	487
Figure 17-3.	JTAG Test Access Port (TAP) Timing	488
Figure 17-4.	JTAG TRST Timing	
Figure 17-5.	External Reset Timing (RST)	489
Figure 17-6.	Power-On Reset Timing	489
Figure 17-7.	Brown-Out Reset Timing	489
Figure 17-8.	Software Reset Timing	
Figure 17-9.	Watchdog Reset Timing	490
	LDO Reset Timing	
-	ADC Input Equivalency Diagram	492
Figure 17-12.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing	
	Measurement	
•	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	
-	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	
•	I <sup>2</sup> C Timing	
Figure D-1.	5	
Figure D-2.	48-Pin LQFP Tray Dimensions	
Figure D-3.	48-Pin LQFP Tape and Reel Dimensions	524

## Stellaris<sup>®</sup> LM3S328 Microcontroller

# **List of Tables**

Table 1.	Revision History	19
Table 2.	Documentation Conventions	24
Table 2-1.	Summary of Processor Mode, Privilege Level, and Stack Use	45
Table 2-2.	Processor Register Map	46
Table 2-3.	PSR Register Combinations	51
Table 2-4.	Memory Map	59
Table 2-5.	Memory Access Behavior	61
Table 2-6.	SRAM Memory Bit-Banding Regions	63
Table 2-7.	Peripheral Memory Bit-Banding Regions	63
Table 2-8.	Exception Types	69
Table 2-9.	Interrupts	70
Table 2-10.	Exception Return Behavior	74
Table 2-11.	Faults	75
Table 2-12.	Fault Status and Fault Address Registers	76
Table 2-13.	Cortex-M3 Instruction Summary	78
Table 3-1.	Core Peripheral Register Regions	82
Table 3-2.	Memory Attributes Summary	85
Table 3-3.	TEX, S, C, and B Bit Field Encoding	
Table 3-4.	Cache Policy for Memory Attribute Encoding	
Table 3-5.	AP Bit Field Encoding	
Table 3-6.	Memory Region Attributes for Stellaris Microcontrollers	89
Table 3-7.	Peripherals Register Map	
Table 3-8.	Interrupt Priority Levels	
Table 3-9.	Example SIZE Field Values	
Table 4-1.	JTAG_SWD_SWO Signals (48QFP)	
Table 4-2.	JTAG Port Pins Reset State	
Table 4-3.	JTAG Instruction Register Commands	146
Table 5-1.	System Control & Clocks Signals (48QFP)	
Table 5-2.	Reset Sources	
Table 5-3.	Clock Source Options	
Table 5-4.	Possible System Clock Frequencies Using the SYSDIV Field	
Table 5-5.	System Control Register Map	
Table 5-6.	PLL Mode Control	
Table 6-1.	Flash Protection Policy Combinations	207
Table 6-2.	Flash Register Map	211
Table 7-1.	GPIO Pins With Non-Zero Reset Values	
Table 7-2.	GPIO Pins and Alternate Functions (48QFP)	225
Table 7-3.	GPIO Signals (48QFP)	225
Table 7-4.	GPIO Pad Configuration Examples	230
Table 7-5.	GPIO Interrupt Configuration Example	230
Table 7-6.	GPIO Register Map	231
Table 8-1.	Available CCP Pins	265
Table 8-2.	General-Purpose Timers Signals (48QFP)	
Table 8-3.	16-Bit Timer With Prescaler Configurations	
Table 8-4.	Timers Register Map	
Table 9-1.	Watchdog Timer Register Map	302

Table 10-1.	ADC Signals (48QFP)	325
Table 10-2.	Samples and FIFO Depth of Sequencers	326
Table 10-3.	Differential Sampling Pairs	328
Table 10-4.	ADC Register Map	332
Table 11-1.	UART Signals (48QFP)	361
Table 11-2.	UART Register Map	366
Table 12-1.	SSI Signals (48QFP)	401
Table 12-2.	SSI Register Map	411
Table 13-1.	I2C Signals (48QFP)	
Table 13-2.	Examples of I <sup>2</sup> C Master Timer Period versus Speed Mode	442
Table 13-3.	Inter-Integrated Circuit (I <sup>2</sup> C) Interface Register Map	451
Table 13-4.	Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)	456
Table 15-1.	Signals by Pin Number	475
Table 15-2.	Signals by Signal Name	477
Table 15-3.	Signals by Function, Except for GPIO	479
Table 15-4.	GPIO Pins and Alternate Functions	480
Table 15-5.	Connections for Unused Signals	481
Table 16-1.	Temperature Characteristics	482
Table 16-2.	Thermal Characteristics	482
Table 16-3.	ESD Absolute Maximum Ratings	482
Table 17-1.	Maximum Ratings	483
Table 17-2.	Recommended DC Operating Conditions	483
Table 17-3.	LDO Regulator Characteristics	484
Table 17-4.	GPIO Module DC Characteristics	484
Table 17-5.	Detailed Power Specifications	485
Table 17-6.	Flash Memory Characteristics	485
Table 17-7.	Phase Locked Loop (PLL) Characteristics	486
Table 17-8.	Clock Characteristics	486
Table 17-9.	System Clock Characteristics with ADC Operation	486
Table 17-10.	JTAG Characteristics	486
Table 17-11.	Reset Characteristics	
Table 17-12.	Sleep Modes AC Characteristics	
Table 17-13.	GPIO Characteristics	491
Table 17-14.	ADC Characteristics	
Table 17-15.	ADC Module Internal Reference Characteristics	492
Table 17-16.	SSI Characteristics	492
Table 17-17.	I <sup>2</sup> C Characteristics	494
Table C-1.	Part Ordering Information	518

## Stellaris<sup>®</sup> LM3S328 Microcontroller

# List of Registers

The Cortex-	M3 Processor	. 40
Register 1:	Cortex General-Purpose Register 0 (R0)	
Register 2:	Cortex General-Purpose Register 1 (R1)	. 47
Register 3:	Cortex General-Purpose Register 2 (R2)	. 47
Register 4:	Cortex General-Purpose Register 3 (R3)	. 47
Register 5:	Cortex General-Purpose Register 4 (R4)	. 47
Register 6:	Cortex General-Purpose Register 5 (R5)	. 47
Register 7:	Cortex General-Purpose Register 6 (R6)	. 47
Register 8:	Cortex General-Purpose Register 7 (R7)	. 47
Register 9:	Cortex General-Purpose Register 8 (R8)	. 47
Register 10:	Cortex General-Purpose Register 9 (R9)	. 47
Register 11:	Cortex General-Purpose Register 10 (R10)	
Register 12:	Cortex General-Purpose Register 11 (R11)	
Register 13:	Cortex General-Purpose Register 12 (R12)	
Register 14:	Stack Pointer (SP)	
Register 15:	Link Register (LR)	
Register 16:	Program Counter (PC)	
Register 17:	Program Status Register (PSR)	
Register 18:	Priority Mask Register (PRIMASK)	
Register 19:	Fault Mask Register (FAULTMASK)	
Register 20:	Base Priority Mask Register (BASEPRI)	
Register 21:	Control Register (CONTROL)	. 58
Cortex-M3 P	eripherals	
Register 1:	SysTick Control and Status Register (STCTRL), offset 0x010	
Register 2:	SysTick Reload Value Register (STRELOAD), offset 0x014	. 94
Register 2: Register 3:	SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018	. 94 . 95
Register 2: Register 3: Register 4:	SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100	. 94 . 95 . 96
Register 2: Register 3: Register 4: Register 5:	SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180	. 94 . 95 . 96 . 97
Register 2: Register 3: Register 4: Register 5: Register 6:	SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200	. 94 . 95 . 96 . 97 . 98
Register 2: Register 3: Register 4: Register 5: Register 6: Register 7:	SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280	. 94 . 95 . 96 . 97 . 98 . 99
Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8:	SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300	. 94 . 95 . 96 . 97 . 98 . 99 100
Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9:	SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400	. 94 . 95 . 96 . 97 . 98 . 99 100 101
Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10:	SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404	. 94 . 95 . 96 . 97 . 98 . 99 100 101 101
Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11:	SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408	. 94 . 95 . 96 . 97 . 98 . 99 100 101 101 101
Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 8: Register 9: Register 10: Register 11: Register 12:	SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI3), offset 0x40C	. 94 . 95 . 96 . 97 . 98 . 99 100 101 101 101 101
Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13:	SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI3), offset 0x40C Interrupt 16-19 Priority (PRI4), offset 0x410	. 94 . 95 . 96 . 97 . 98 . 99 100 101 101 101 101 101
Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14:	SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI3), offset 0x400 Interrupt 16-19 Priority (PRI4), offset 0x410 Interrupt 20-23 Priority (PRI5), offset 0x414	. 94 . 95 . 96 . 97 . 98 . 99 100 101 101 101 101 101
Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15:	SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI3), offset 0x40C Interrupt 16-19 Priority (PRI4), offset 0x410 Interrupt 20-23 Priority (PRI5), offset 0x414 Interrupt 24-27 Priority (PRI6), offset 0x418	. 94 . 95 . 96 . 97 . 98 . 99 100 101 101 101 101 101 101
Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16:	SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI3), offset 0x40C Interrupt 16-19 Priority (PRI4), offset 0x410 Interrupt 20-23 Priority (PRI5), offset 0x414 Interrupt 24-27 Priority (PRI6), offset 0x418 Interrupt 28-29 Priority (PRI7), offset 0x41C	. 94 . 95 . 96 . 97 . 98 . 99 100 101 101 101 101 101 101 101
Register 2: Register 3: Register 3: Register 5: Register 6: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16: Register 17:	SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI3), offset 0x40C Interrupt 16-19 Priority (PRI4), offset 0x410 Interrupt 20-23 Priority (PRI5), offset 0x414 Interrupt 24-27 Priority (PRI6), offset 0x418 Interrupt 28-29 Priority (PRI7), offset 0x41C Software Trigger Interrupt (SWTRIG), offset 0xF00	. 94 . 95 . 96 . 97 . 98 . 99 100 101 101 101 101 101 101 101 101
Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18:	SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI3), offset 0x40C Interrupt 16-19 Priority (PRI4), offset 0x410 Interrupt 20-23 Priority (PRI5), offset 0x414 Interrupt 24-27 Priority (PRI5), offset 0x418 Interrupt 28-29 Priority (PRI7), offset 0x41C Software Trigger Interrupt (SWTRIG), offset 0xF00 CPU ID Base (CPUID), offset 0xD00	. 94 . 95 . 96 . 97 . 98 . 99 100 101 101 101 101 101 101 101 103 104
Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18: Register 19:	SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI2), offset 0x408 Interrupt 16-19 Priority (PRI3), offset 0x407 Interrupt 20-23 Priority (PRI5), offset 0x414 Interrupt 24-27 Priority (PRI6), offset 0x418 Interrupt 28-29 Priority (PRI7), offset 0x417 Software Trigger Interrupt (SWTRIG), offset 0x500 CPU ID Base (CPUID), offset 0xD00	. 94 . 95 . 96 . 97 . 98 . 99 100 101 101 101 101 101 101 101 103 104 105
Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18: Register 19: Register 19: Register 20:	SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI2), offset 0x408 Interrupt 16-19 Priority (PRI3), offset 0x407 Interrupt 20-23 Priority (PRI5), offset 0x414 Interrupt 20-23 Priority (PRI5), offset 0x418 Interrupt 24-27 Priority (PRI7), offset 0x417 Software Trigger Interrupt (SWTRIG), offset 0x408 Interrupt Control and State (INTCTRL), offset 0xD04 Vector Table Offset (VTABLE), offset 0xD08	. 94 . 95 . 96 . 97 . 98 . 99 100 101 101 101 101 101 101 101 104 103 104 105
Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18: Register 19:	SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI2), offset 0x408 Interrupt 16-19 Priority (PRI3), offset 0x407 Interrupt 20-23 Priority (PRI5), offset 0x414 Interrupt 24-27 Priority (PRI6), offset 0x418 Interrupt 28-29 Priority (PRI7), offset 0x417 Software Trigger Interrupt (SWTRIG), offset 0x500 CPU ID Base (CPUID), offset 0xD00	. 94 . 95 . 96 . 97 . 98 . 99 100 101 101 101 101 101 101 101 101 1

Register 23:	Configuration and Control (CFGCTRL), offset 0xD14	
Register 24:	System Handler Priority 1 (SYSPRI1), offset 0xD18	
Register 25:	System Handler Priority 2 (SYSPRI2), offset 0xD1C	
Register 26:	System Handler Priority 3 (SYSPRI3), offset 0xD20	
Register 27:	System Handler Control and State (SYSHNDCTRL), offset 0xD24	
Register 28:	Configurable Fault Status (FAULTSTAT), offset 0xD28	
Register 29:	Hard Fault Status (HFAULTSTAT), offset 0xD2C	
Register 30:	Memory Management Fault Address (MMADDR), offset 0xD34	
Register 31:	Bus Fault Address (FAULTADDR), offset 0xD38	
Register 32:	MPU Type (MPUTYPE), offset 0xD90	
Register 33:	MPU Control (MPUCTRL), offset 0xD94	
Register 34:	MPU Region Number (MPUNUMBER), offset 0xD98	
Register 35:	MPU Region Base Address (MPUBASE), offset 0xD9C	
Register 36:	MPU Region Base Address Alias 1 (MPUBASE1), offset 0xDA4	135
Register 37:	MPU Region Base Address Alias 2 (MPUBASE2), offset 0xDAC	135
Register 38:	MPU Region Base Address Alias 3 (MPUBASE3), offset 0xDB4	135
Register 39:	MPU Region Attribute and Size (MPUATTR), offset 0xDA0	137
Register 40:	MPU Region Attribute and Size Alias 1 (MPUATTR1), offset 0xDA8	
Register 41:	MPU Region Attribute and Size Alias 2 (MPUATTR2), offset 0xDB0	
Register 42:	MPU Region Attribute and Size Alias 3 (MPUATTR3), offset 0xDB8	
-	ntrol	
Register 1:	Device Identification 0 (DID0), offset 0x000	
-	Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030	
Register 2:	LDO Power Control (LDOPCTL), offset 0x034	
Register 3:		
Register 4:	Raw Interrupt Status (RIS), offset 0x050	
Register 5:	Interrupt Mask Control (IMC), offset 0x054	
Register 6:	Masked Interrupt Status and Clear (MISC), offset 0x058	
Register 7:	Reset Cause (RESC), offset 0x05C	
Register 8:	Run-Mode Clock Configuration (RCC), offset 0x060	
Register 9:	XTAL to PLL Translation (PLLCFG), offset 0x064	
Register 10:	Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	
Register 11:	Clock Verification Clear (CLKVCLR), offset 0x150	
Register 12:	Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160	
Register 13:	Device Identification 1 (DID1), offset 0x004	
Register 14:	Device Capabilities 0 (DC0), offset 0x008	
Register 15:	Device Capabilities 1 (DC1), offset 0x010	180
Register 16:	Device Capabilities 2 (DC2), offset 0x014	182
Register 17:	Device Capabilities 3 (DC3), offset 0x018	184
Register 18:	Device Capabilities 4 (DC4), offset 0x01C	186
Register 19:	Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100	187
Register 20:	Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110	
Register 21:	Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120	191
Register 22:	Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104	192
Register 23:	Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114	194
Register 24:	Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124	
Register 25:	Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108	
Register 26:	Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118	
Register 27:	Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128	
- 0	· · · · · · · · · · · · · · · · · · ·	

Register 28:	Software Reset Control 0 (SRCR0), offset 0x040	203
Register 29:	Software Reset Control 1 (SRCR1), offset 0x044	204
Register 30:	Software Reset Control 2 (SRCR2), offset 0x048	205
Internal Mer	nory	206
Register 1:	Flash Memory Address (FMA), offset 0x000	212
Register 2:	Flash Memory Data (FMD), offset 0x004	213
Register 3:	Flash Memory Control (FMC), offset 0x008	214
Register 4:	Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C	216
Register 5:	Flash Controller Interrupt Mask (FCIM), offset 0x010	217
Register 6:	Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	218
Register 7:	USec Reload (USECRL), offset 0x140	
Register 8:	Flash Memory Protection Read Enable (FMPRE), offset 0x130	221
Register 9:	Flash Memory Protection Program Enable (FMPPE), offset 0x134	222
General-Pur	pose Input/Outputs (GPIOs)	223
Register 1:	GPIO Data (GPIODATA), offset 0x000	233
Register 2:	GPIO Direction (GPIODIR), offset 0x400	234
Register 3:	GPIO Interrupt Sense (GPIOIS), offset 0x404	235
Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	236
Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	237
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	238
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	239
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	240
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	242
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	244
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	245
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	246
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	247
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	250
Register 18:	GPIO Digital Enable (GPIODEN), offset 0x51C	251
Register 19:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	252
Register 20:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	253
Register 21:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	254
Register 22:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	255
Register 23:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	
Register 24:	GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4	257
Register 25:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	258
Register 26:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	259
Register 27:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	260
Register 28:	GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4	
Register 29:	GPIO PrimeCell Identification 2 (GPIOPCelIID2), offset 0xFF8	
Register 30:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC	263
	pose Timers	
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000	
Register 2:	GPTM TimerA Mode (GPTMTAMR), offset 0x004	
Register 3:	GPTM TimerB Mode (GPTMTBMR), offset 0x008	279

Register 4:	GPTM Control (GPTMCTL), offset 0x00C	281
Register 5:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024	
Register 9:	GPTM TimerA Interval Load (GPTMTAILR), offset 0x028	
Register 10:	GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C	
Register 11:	GPTM TimerA Match (GPTMTAMATCHR), offset 0x030	
Register 12:	GPTM TimerB Match (GPTMTBMATCHR), offset 0x034	
Register 13:	GPTM TimerA Prescale (GPTMTAPR), offset 0x038	
Register 14:	GPTM TimerB Prescale (GPTMTBPR), offset 0x03C	
Register 15:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	
Register 16:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	
Register 17:	GPTM TimerA (GPTMTAR), offset 0x048	
Register 18:	GPTM TimerB (GPTMTBR), offset 0x04C	
-		
•	Timer	
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	
Register 2:	Watchdog Value (WDTVALUE), offset 0x004	
Register 3:	Watchdog Control (WDTCTL), offset 0x008	
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	
Register 7:	Watchdog Test (WDTTEST), offset 0x418	
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00	
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC	323
Analog-to-	Digital Converter (ADC)	
Register 1:	ADC Active Sample Sequencer (ADCACTSS), offset 0x000	334
Register 2:	ADC Raw Interrupt Status (ADCRIS), offset 0x004	335
Register 3:	ADC Interrupt Mask (ADCIM), offset 0x008	
Register 4:	ADC Interrupt Status and Clear (ADCISC), offset 0x00C	337
Register 5:	ADC Overflow Status (ADCOSTAT), offset 0x010	338
Register 6:	ADC Event Multiplexer Select (ADCEMUX), offset 0x014	339
Register 7:	ADC Underflow Status (ADCUSTAT), offset 0x018	342
Register 8:	ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020	343
Register 9:	ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028	345
Register 10:	ADC Sample Averaging Control (ADCSAC), offset 0x030	346
Register 11:	ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040	

Register 12:	ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044	349
Register 13:	ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048	352
Register 14:	ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068	352
Register 15:	ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088	352
Register 16:	ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8	352
Register 17:	ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C	353
Register 18:	ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C	353
Register 19:	ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C	353
Register 20:	ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC	
Register 21:	ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060	
Register 22:	ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080	
Register 23:	ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064	
Register 24:	ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084	
Register 25:	ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0	
Register 26:	ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4	
Register 27:	ADC Test Mode Loopback (ADCTMLB), offset 0x100	359
Universal A	synchronous Receivers/Transmitters (UARTs)	360
Register 1:	ÚART Data (UARTDR), offset 0x000	
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	370
Register 3:	UART Flag (UARTFR), offset 0x018	372
Register 4:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	374
Register 5:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	375
Register 6:	UART Line Control (UARTLCRH), offset 0x02C	376
Register 7:	UART Control (UARTCTL), offset 0x030	378
Register 8:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	380
Register 9:	UART Interrupt Mask (UARTIM), offset 0x038	382
Register 10:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	384
Register 11:	UART Masked Interrupt Status (UARTMIS), offset 0x040	385
Register 12:	UART Interrupt Clear (UARTICR), offset 0x044	386
Register 13:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	388
Register 14:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	389
Register 15:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	
Register 16:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	
Register 17:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	
Register 18:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	
Register 19:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	
Register 20:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	
Register 21:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	
Register 22:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	
Register 23:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	
Register 24:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	399
Synchronou	us Serial Interface (SSI)	400
Register 1:	SSI Control 0 (SSICR0), offset 0x000	
Register 2:	SSI Control 1 (SSICR1), offset 0x004	
Register 3:	SSI Data (SSIDR), offset 0x008	417
Register 4:	SSI Status (SSISR), offset 0x00C	418
Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	421

Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	423
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	424
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	
Register 10:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	426
Register 11:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	
Register 12:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	
Register 13:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	
Register 14:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	
Register 15:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	
Register 16:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	
Register 17:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	
Register 18:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0	
Register 19:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	
Register 20:	SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8	
Register 21:	SSI PrimeCell Identification 3 (SSIPCelIID3), offset 0xFFC	437
Inter-Integra	ated Circuit (I <sup>2</sup> C) Interface	
Register 1:	I <sup>2</sup> C Master Slave Address (I2CMSA), offset 0x000	453
Register 1: Register 2:	I <sup>2</sup> C Master Slave Address (I2CMSA), offset 0x000 I <sup>2</sup> C Master Control/Status (I2CMCS), offset 0x004	
-		454
Register 2:	I <sup>2</sup> C Master Control/Status (I2CMCS), offset 0x004	454 458
Register 2: Register 3:	I <sup>2</sup> C Master Control/Status (I2CMCS), offset 0x004 I <sup>2</sup> C Master Data (I2CMDR), offset 0x008	454 458 459
Register 2: Register 3: Register 4:	<ul> <li>I<sup>2</sup>C Master Control/Status (I2CMCS), offset 0x004</li> <li>I<sup>2</sup>C Master Data (I2CMDR), offset 0x008</li> <li>I<sup>2</sup>C Master Timer Period (I2CMTPR), offset 0x00C</li> <li>I<sup>2</sup>C Master Interrupt Mask (I2CMIMR), offset 0x010</li> </ul>	454 458 459 460
Register 2: Register 3: Register 4: Register 5:	I <sup>2</sup> C Master Control/Status (I2CMCS), offset 0x004 I <sup>2</sup> C Master Data (I2CMDR), offset 0x008 I <sup>2</sup> C Master Timer Period (I2CMTPR), offset 0x00C I <sup>2</sup> C Master Interrupt Mask (I2CMIMR), offset 0x010 I <sup>2</sup> C Master Raw Interrupt Status (I2CMRIS), offset 0x014	454 458 459 460 461
Register 2: Register 3: Register 4: Register 5: Register 6:	<ul> <li>I<sup>2</sup>C Master Control/Status (I2CMCS), offset 0x004</li> <li>I<sup>2</sup>C Master Data (I2CMDR), offset 0x008</li> <li>I<sup>2</sup>C Master Timer Period (I2CMTPR), offset 0x00C</li> <li>I<sup>2</sup>C Master Interrupt Mask (I2CMIMR), offset 0x010</li> </ul>	454 458 459 460 461 462
Register 2: Register 3: Register 4: Register 5: Register 6: Register 7:	<ul> <li>I<sup>2</sup>C Master Control/Status (I2CMCS), offset 0x004</li> <li>I<sup>2</sup>C Master Data (I2CMDR), offset 0x008</li> <li>I<sup>2</sup>C Master Timer Period (I2CMTPR), offset 0x00C</li> <li>I<sup>2</sup>C Master Interrupt Mask (I2CMIMR), offset 0x010</li> <li>I<sup>2</sup>C Master Raw Interrupt Status (I2CMRIS), offset 0x014</li> <li>I<sup>2</sup>C Master Masked Interrupt Status (I2CMMIS), offset 0x018</li> <li>I<sup>2</sup>C Master Interrupt Clear (I2CMICR), offset 0x01C</li> </ul>	454 458 459 460 461 462 463
Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8:	<ul> <li>I<sup>2</sup>C Master Control/Status (I2CMCS), offset 0x004</li></ul>	454 458 459 460 461 462 463 464
Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9:	<ul> <li>I<sup>2</sup>C Master Control/Status (I2CMCS), offset 0x004</li> <li>I<sup>2</sup>C Master Data (I2CMDR), offset 0x008</li> <li>I<sup>2</sup>C Master Timer Period (I2CMTPR), offset 0x00C</li> <li>I<sup>2</sup>C Master Interrupt Mask (I2CMIMR), offset 0x010</li> <li>I<sup>2</sup>C Master Raw Interrupt Status (I2CMRIS), offset 0x014</li> <li>I<sup>2</sup>C Master Masked Interrupt Status (I2CMMIS), offset 0x018</li> <li>I<sup>2</sup>C Master Interrupt Clear (I2CMICR), offset 0x01C</li> <li>I<sup>2</sup>C Master Configuration (I2CMCR), offset 0x020</li> <li>I<sup>2</sup>C Slave Own Address (I2CSOAR), offset 0x800</li> </ul>	454 458 459 460 461 462 463 464 466
Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10:	<ul> <li>I<sup>2</sup>C Master Control/Status (I2CMCS), offset 0x004</li></ul>	454 458 459 460 461 462 463 464 466 467
Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11:	<ul> <li>I<sup>2</sup>C Master Control/Status (I2CMCS), offset 0x004</li> <li>I<sup>2</sup>C Master Data (I2CMDR), offset 0x008</li> <li>I<sup>2</sup>C Master Timer Period (I2CMTPR), offset 0x00C</li> <li>I<sup>2</sup>C Master Interrupt Mask (I2CMIMR), offset 0x010</li> <li>I<sup>2</sup>C Master Raw Interrupt Status (I2CMRIS), offset 0x014</li> <li>I<sup>2</sup>C Master Masked Interrupt Status (I2CMMIS), offset 0x018</li> <li>I<sup>2</sup>C Master Interrupt Clear (I2CMICR), offset 0x01C</li> <li>I<sup>2</sup>C Master Configuration (I2CMCR), offset 0x020</li> <li>I<sup>2</sup>C Slave Own Address (I2CSOAR), offset 0x804</li> <li>I<sup>2</sup>C Slave Data (I2CSDR), offset 0x808</li> </ul>	454 458 459 460 461 462 463 464 466 467 469
Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13:	<ul> <li>I<sup>2</sup>C Master Control/Status (I2CMCS), offset 0x004</li> <li>I<sup>2</sup>C Master Data (I2CMDR), offset 0x008</li> <li>I<sup>2</sup>C Master Timer Period (I2CMTPR), offset 0x00C</li> <li>I<sup>2</sup>C Master Interrupt Mask (I2CMIMR), offset 0x010</li> <li>I<sup>2</sup>C Master Raw Interrupt Status (I2CMRIS), offset 0x014</li> <li>I<sup>2</sup>C Master Masked Interrupt Status (I2CMMIS), offset 0x018</li> <li>I<sup>2</sup>C Master Interrupt Clear (I2CMICR), offset 0x01C</li> <li>I<sup>2</sup>C Master Configuration (I2CMCR), offset 0x020</li> <li>I<sup>2</sup>C Slave Own Address (I2CSOAR), offset 0x804</li> <li>I<sup>2</sup>C Slave Data (I2CSDR), offset 0x808</li> <li>I<sup>2</sup>C Slave Interrupt Mask (I2CSIMR), offset 0x80C</li> </ul>	454 458 459 460 461 462 463 464 466 467 469 470
Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14:	<ul> <li>I<sup>2</sup>C Master Control/Status (I2CMCS), offset 0x004</li> <li>I<sup>2</sup>C Master Data (I2CMDR), offset 0x008</li> <li>I<sup>2</sup>C Master Timer Period (I2CMTPR), offset 0x00C</li> <li>I<sup>2</sup>C Master Interrupt Mask (I2CMIMR), offset 0x010</li> <li>I<sup>2</sup>C Master Raw Interrupt Status (I2CMRIS), offset 0x014</li> <li>I<sup>2</sup>C Master Masked Interrupt Status (I2CMMIS), offset 0x018</li> <li>I<sup>2</sup>C Master Interrupt Clear (I2CMICR), offset 0x01C</li> <li>I<sup>2</sup>C Master Configuration (I2CMCR), offset 0x020</li> <li>I<sup>2</sup>C Slave Own Address (I2CSOAR), offset 0x800</li> <li>I<sup>2</sup>C Slave Data (I2CSDR), offset 0x808</li> <li>I<sup>2</sup>C Slave Interrupt Mask (I2CSIMR), offset 0x80C</li> <li>I<sup>2</sup>C Slave Raw Interrupt Status (I2CSRIS), offset 0x810</li> </ul>	454 458 459 460 461 462 463 464 466 467 469 470 471
Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13:	<ul> <li>I<sup>2</sup>C Master Control/Status (I2CMCS), offset 0x004</li> <li>I<sup>2</sup>C Master Data (I2CMDR), offset 0x008</li> <li>I<sup>2</sup>C Master Timer Period (I2CMTPR), offset 0x00C</li> <li>I<sup>2</sup>C Master Interrupt Mask (I2CMIMR), offset 0x010</li> <li>I<sup>2</sup>C Master Raw Interrupt Status (I2CMRIS), offset 0x014</li> <li>I<sup>2</sup>C Master Masked Interrupt Status (I2CMMIS), offset 0x018</li> <li>I<sup>2</sup>C Master Interrupt Clear (I2CMICR), offset 0x01C</li> <li>I<sup>2</sup>C Master Configuration (I2CMCR), offset 0x020</li> <li>I<sup>2</sup>C Slave Own Address (I2CSOAR), offset 0x804</li> <li>I<sup>2</sup>C Slave Data (I2CSDR), offset 0x808</li> <li>I<sup>2</sup>C Slave Interrupt Mask (I2CSIMR), offset 0x80C</li> </ul>	454 458 459 460 461 462 463 464 466 467 469 471 472

# **Revision History**

The revision history table notes changes made between the indicated revisions of the LM3S328 data sheet.

#### **Table 1. Revision History**

Date	Revision	Description
June 2012	12739.2515	<ul> <li>In Reset Characteristics table, changed values and units for Internal reset timeout after hardware reset (R7).</li> </ul>
		<ul> <li>Removed 48QFN package.</li> </ul>
		<ul> <li>Minor data sheet clarifications and corrections.</li> </ul>
November 2011	11107	<ul> <li>Added module-specific pin tables to each chapter in the new Signal Description sections.</li> </ul>
		<ul> <li>In Timer chapter, clarified that in 16-Bit Input Edge Time Mode, the timer is capable of capturing three types of events: rising edge, falling edge, or both.</li> </ul>
		<ul> <li>In UART chapter, clarified interrupt behavior.</li> </ul>
		<ul> <li>In SSI chapter, corrected SSICIk in the figure "Synchronous Serial Frame Format (Single Transfer)".</li> </ul>
		<ul> <li>In Signal Tables chapter:</li> </ul>
		- Corrected pin numbers in table "Connections for Unused Signals" (other pin tables were correct).
		<ul> <li>In Electrical Characteristics chapter:</li> </ul>
		<ul> <li>Added parameter "Input voltage for a GPIO configured as an analog input" to the "Maximum Ratings" table.</li> </ul>
		<ul> <li>Corrected Nom values for parameters "TCK clock Low time" and "TCK clock High time" in "JTAG Characteristics" table.</li> </ul>
		<ul> <li>Additional minor data sheet clarifications and corrections.</li> </ul>
January 2011	9102	<ul> <li>In Application Interrupt and Reset Control (APINT) register, changed bit name from SYSRESETREQ to SYSRESREQ.</li> </ul>
		<ul> <li>Added DEBUG (Debug Priority) bit field to System Handler Priority 3 (SYSPRI3) register.</li> </ul>
		<ul> <li>Added "Reset Sources" table to System Control chapter.</li> </ul>
		<ul> <li>Removed mention of false-start bit detection in the UART chapter. This feature is not supported.</li> </ul>
		<ul> <li>Added note that specific module clocks must be enabled before that module's registers can be programmed. There must be a delay of 3 system clocks after the module clock is enabled before any of that module's registers are accessed.</li> </ul>
		Changed I <sup>2</sup> C slave register base addresses and offsets to be relative to the I <sup>2</sup> C module base address of 0x4002.0000, so register bases and offsets were changed for all I <sup>2</sup> C slave registers. Note that the hw_i2c.h file in the StellarisWare <sup>®</sup> Driver Library uses a base address of 0x4002.0800 for the I <sup>2</sup> C slave registers. Be aware when using registers with offsets between 0x800 and 0x818 that StellarisWare uses the old slave base address for these offsets.
		• Corrected nonlinearity and offset error parameters (E <sub>L</sub> , E <sub>D</sub> , and E <sub>O</sub> ) in ADC Characteristics table.
		<ul> <li>Added specification for maximum input voltage on a non-power pin when the microcontroller is unpowered (V<sub>NON</sub> parameter in Maximum Ratings table).</li> </ul>
		<ul> <li>Additional minor data sheet clarifications and corrections.</li> </ul>

## Table 1. Revision History (continued)

Date	Revision	Description
September 2010	7783	<ul> <li>Reorganized ARM Cortex-M3 Processor Core, Memory Map and Interrupts chapters, creating two new chapters, The Cortex-M3 Processor and Cortex-M3 Peripherals. Much additional content was added, including all the Cortex-M3 registers.</li> </ul>
		<ul> <li>Changed register names to be consistent with StellarisWare names: the Cortex-M3 Interrupt Control and Status (ICSR) register to the Interrupt Control and State (INTCTRL) register, and the Cortex-M3 Interrupt Set Enable (SETNA) register to the Interrupt 0-31 Set Enable (EN0) register.</li> </ul>
		<ul> <li>Added clarification of instruction execution during Flash operations.</li> </ul>
		<ul> <li>Modified Figure 7-2 on page 227 to clarify operation of the GPIO inputs when used as an alternate function.</li> </ul>
		<ul> <li>Added caution not to apply a Low value to PB7 when debugging; a Low value on the pin causes the JTAG controller to be reset, resulting in a loss of JTAG communication.</li> </ul>
		■ In General-Purpose Timers chapter, clarified operation of the 32-bit RTC mode.
		Added missing table "Connections for Unused Signals" (Table 15-5 on page 481).
		<ul> <li>In Electrical Characteristics chapter:</li> <li>Added I<sub>LKG</sub> parameter (GPIO input leakage current) to Table 17-4 on page 484.</li> <li>Corrected values for t<sub>CLKRF</sub> parameter (SSIClk rise/fall time) in Table 17-16 on page 492.</li> </ul>
		<ul> <li>Added dimensions for Tray and Tape and Reel shipping mediums.</li> </ul>
June 2010	7393	Corrected base address for SRAM in architectural overview chapter.
		<ul> <li>Clarified system clock operation, adding content to "Clock Control" on page 155.</li> </ul>
		<ul> <li>In Signal Tables chapter, added table "Connections for Unused Signals."</li> </ul>
		<ul> <li>In "Reset Characteristics" table, corrected value for supply voltage (VDD) rise time.</li> </ul>
		<ul> <li>Additional minor data sheet clarifications and corrections.</li> </ul>
April 2010	7004	<ul> <li>Added caution note to the I<sup>2</sup>C Master Timer Period (I2CMTPR) register description and changed field width to 7 bits.</li> </ul>
		■ Added note about RST signal routing.
		• Clarified the function of the TRISTALL bit in the GPTMCTL register.
		<ul> <li>Additional minor data sheet clarifications and corrections.</li> </ul>

## Table 1. Revision History (continued)

Date	Revision	Description
January 2010	6712	<ul> <li>In "System Control" section, clarified Debug Access Port operation after Sleep modes.</li> </ul>
		<ul> <li>Clarified wording on Flash memory access errors.</li> </ul>
		<ul> <li>Added section on Flash interrupts.</li> </ul>
		<ul> <li>Changed the reset value of the ADC Sample Sequence Result FIFO n (ADCSSFIFOn) registers to be indeterminate.</li> </ul>
		<ul> <li>Clarified operation of SSI transmit FIFO.</li> </ul>
		<ul> <li>Made these changes to the Operating Characteristics chapter:</li> </ul>
		<ul> <li>Added storage temperature ratings to "Temperature Characteristics" table</li> </ul>
		<ul> <li>Added "ESD Absolute Maximum Ratings" table</li> </ul>
		<ul> <li>Made these changes to the Electrical Characteristics chapter:</li> </ul>
		<ul> <li>In "Flash Memory Characteristics" table, corrected Mass erase time</li> </ul>
		<ul> <li>Added sleep and deep-sleep wake-up times ("Sleep Modes AC Characteristics" table)</li> </ul>
		<ul> <li>In "Reset Characteristics" table, corrected supply voltage (VDD) rise time</li> </ul>
October 2009	6438	The reset value for the <b>DID1</b> register may change, depending on the package.
		■ Deleted MAXADCSPD bit field from <b>DCGC0</b> register as it is not applicable in Deep-Sleep mode.
		<ul> <li>Deleted reset value for 16-bit mode from GPTMTAILR, GPTMTAMATCHR, and GPTMTAR registers because the module resets in 32-bit mode.</li> </ul>
		<ul> <li>Made these changes to the Electrical Characteristics chapter:</li> </ul>
		<ul> <li>Removed VSIH and VSIL parameters from Operating Conditions table.</li> </ul>
		<ul> <li>Changed SSI set up and hold times to be expressed in system clocks, not ns.</li> </ul>
		- Revised ADC electrical specifications to clarify, including reorganizing and adding new data.
		<ul> <li>Added 48QFN package.</li> </ul>
		<ul> <li>Additional minor data sheet clarifications and corrections.</li> </ul>
July 2009	5953	Clarified Power-on reset and RST pin operation; added new diagrams.
		• Added DBG bits missing from FMPRE register. This changes register reset value.
		<ul> <li>In ADC characteristics table, changed Max value for GAIN parameter from ±1 to ±3 and added E<sub>IR</sub> (Internal voltage reference error) parameter.</li> </ul>
		Corrected ordering numbers.
		<ul> <li>Additional minor data sheet clarifications and corrections.</li> </ul>
April 2009	5369	<ul> <li>Added JTAG/SWD clarification (see "Communication with JTAG/SWD" on page 145).</li> </ul>
		<ul> <li>Added "GPIO Module DC Characteristics" table (see Table 17-4 on page 484).</li> </ul>
		<ul> <li>Additional minor data sheet clarifications and corrections.</li> </ul>

## Table 1. Revision History (continued)

Date	Revision	Description
January 2009	4644	<ul> <li>Incorrect bit type for RELOAD bit field in SysTick Reload Value register; changed to R/W.</li> <li>Clarification added as to what happens when the SSI in slave mode is required to transmit but there is no data in the TX FIFO.</li> <li>Minor corrections to comparator operating mode tables.</li> <li>Additional minor data sheet clarifications and corrections.</li> </ul>
November 2008	4283	<ul> <li>Revised High-Level Block Diagram.</li> <li>Corrected descriptions for UART1 signals.</li> <li>Additional minor data sheet clarifications and corrections were made.</li> </ul>
October 2008	4149	<ul> <li>Added note on clearing interrupts to the Interrupts chapter:         <ul> <li>Note: It may take several processor cycles after a write to clear an interrupt source in order for NVIC to see the interrupt source de-assert. This means if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer)</li> </ul> </li> <li>Step 1 of the Initialization and Configuration procedure in the ADC chapter states the wrong register to use to enable the ADC clock. Sentence changed to:         <ul> <li>Enable the ADC clock by writing a value of 0x0001.0000 to the RCGC0 register.</li> </ul> </li> <li>Additional minor data sheet clarifications and corrections were made.</li> </ul>
June 2008	2972	Started tracking revision history.

## **About This Document**

This data sheet provides reference information for the LM3S328 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex<sup>™</sup>-M3 core.

## Audience

This manual is intended for system software developers, hardware designers, and application developers.

## **About This Manual**

This document is organized into sections that correspond to each major feature.

## **Related Documents**

The following related documents are available on the Stellaris<sup>®</sup> web site at www.ti.com/stellaris:

- Stellaris® Errata
- ARM® Cortex<sup>™</sup>-M3 Errata
- Cortex<sup>™</sup>-M3/M4 Instruction Set Technical User's Manual
- Stellaris® Graphics Library User's Guide
- Stellaris® Peripheral Driver Library User's Guide

The following related documents are also referenced:

- ARM® Debug Interface V5 Architecture Specification
- ARM® Embedded Trace Macrocell Architecture Specification
- IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the web site for additional documentation, including application notes and white papers.

## **Documentation Conventions**

This document uses the conventions shown in Table 2 on page 24.

#### Table 2. Documentation Conventions

Notation	Meaning	
General Register Notation		
REGISTER	APB registers are indicated in uppercase bold. For example, <b>PBORCTL</b> is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, <b>SRCRn</b> represents any (or all) of the three Software Reset Control registers: <b>SRCR0, SRCR1</b> , and <b>SRCR2</b> .	
bit	A single bit in a register.	
bit field	Two or more consecutive and related bits.	
offset 0x <i>nnn</i>	A hexadecimal increment to a register's address, relative to that module's base address as specified in Table 2-4 on page 59.	
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.	
reserved	Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
уу:хх	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.	
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.	
RC	Software can read this field. The bit or field is cleared by hardware after reading the bit/field.	
RO	Software can read this field. Always write the chip reset value.	
R/W	Software can read or write this field.	
R/WC	Software can read or write this field. Writing to it with any value clears the register.	
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.	
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.	
R/W1S	Software can read or write a 1 to this field. A write of a 0 to a R/W1S bit does not affect the bit value in the register.	
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.	
	This register is typically used to clear the corresponding bit in an interrupt register.	
WO	Only a write by software is valid; a read of the register returns no meaningful data.	
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.	
0	Bit cleared to 0 on chip reset.	
1	Bit set to 1 on chip reset.	
-	Nondeterministic.	
Pin/Signal Notation		
[]	Pin alternate function; a pin defaults to the signal without the brackets.	
pin	Refers to the physical connection on the package.	
signal	Refers to the electrical signal encoding of a pin.	

Notation	Meaning
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).
deassert a signal	Change the value of the signal from the logically True state to the logically False state.
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.
Numbers	
X	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF.
	All other numbers within register tables are assumed to be binary. Within conceptual information, binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.

## **1** Architectural Overview

The Stellaris<sup>®</sup> family of microcontrollers—the first ARM® Cortex<sup>™</sup>-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The LM3S328 microcontroller is targeted for industrial applications, including test and measurement equipment, factory automation, HVAC and building control, motion control, medical instrumentation, fire and security, and power/energy.

In addition, the LM3S328 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S328 microcontroller is code-compatible to all members of the extensive Stellaris family; providing flexibility to fit our customers' precise needs.

Texas Instruments offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network. See "Ordering and Contact Information" on page 518 for ordering information for Stellaris family devices.

## 1.1 **Product Features**

The LM3S328 microcontroller includes the following product features:

- 32-Bit RISC Performance
  - 32-bit ARM® Cortex<sup>™</sup>-M3 v7M architecture optimized for small-footprint embedded applications
  - System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
  - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
  - 25-MHz operation
  - Hardware-division and single-cycle-multiplication
  - Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
  - 22 interrupts with eight priority levels
  - Memory protection unit (MPU), providing a privileged mode for protected operating system functionality
  - Unaligned data access, enabling data to be efficiently packed into memory
  - Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
- ARM® Cortex<sup>™</sup>-M3 Processor Core

- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7<sup>™</sup> processor family for better performance and power efficiency.
- Full-featured debug solution
  - Serial Wire JTAG Debug Port (SWJ-DP)
  - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
  - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
  - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
  - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer
- Optimized for single-cycle flash usage
- Three sleep modes with clock gating for low power
- Single-cycle multiply instruction and hardware divide
- Atomic operations
- ARM Thumb2 mixed 16-/32-bit instruction set
- 1.25 DMIPS/MHz
- JTAG
  - IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
  - Four-bit Instruction Register (IR) chain for storing JTAG instructions
  - IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
  - ARM additional instructions: APACC, DPACC and ABORT
  - Integrated ARM Serial Wire Debug (SWD)

- Internal Memory
  - 16 KB single-cycle flash
    - · User-managed flash block protection on a 2-KB block basis
    - User-managed flash data programming
    - User-defined and managed flash-protection block
  - 4 KB single-cycle SRAM
- GPIOs
  - 7-28 GPIOs, depending on configuration
  - 5-V-tolerant in input configuration
  - Fast toggle capable of a change every two clock cycles
  - Programmable control for GPIO interrupts
    - Interrupt generation masking
    - · Edge-triggered on rising, falling, or both
    - Level-sensitive on High or Low values
  - Bit masking in both read and write operations through address lines
  - Can initiate an ADC sample sequence
  - Pins configured as digital inputs are Schmitt-triggered.
  - Programmable control for GPIO pad configuration
    - Weak pull-up or pull-down resistors
    - 2-mA, 4-mA, and 8-mA pad drive for digital communication
    - Slew rate control for the 8-mA drive
    - Open drain enables
    - Digital input enables
- General-Purpose Timers
  - Three General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers/counters. Each GPTM can be configured to operate independently:
    - As a single 32-bit timer
    - As one 32-bit Real-Time Clock (RTC) to event capture
    - For Pulse Width Modulation (PWM)

- To trigger analog-to-digital conversions
- 32-bit Timer modes
  - Programmable one-shot timer
  - Programmable periodic timer
  - Real-Time Clock when using an external 32.768-KHz clock as the input
  - User-enabled stalling when the controller asserts CPU Halt flag during debug
  - ADC event trigger
- 16-bit Timer modes
  - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
  - Programmable one-shot timer
  - Programmable periodic timer
  - User-enabled stalling when the controller asserts CPU Halt flag during debug
  - ADC event trigger
- 16-bit Input Capture modes
  - Input edge count capture
  - Input edge time capture
- 16-bit PWM mode
  - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
  - 32-bit down counter with a programmable load register
  - Separate watchdog clock with an enable
  - Programmable interrupt generation logic with interrupt masking
  - Lock register protection from runaway software
  - Reset generation logic with an enable/disable
  - User-enabled stalling when the controller asserts the CPU Halt flag during debug
- ADC
  - Eight analog input channels
  - Single-ended and differential-input configurations

- On-chip internal temperature sensor
- Sample rate of 500 thousand samples/second
- Flexible, configurable analog-to-digital conversion
- Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
  - Controller (software)
  - Timers
  - GPIO
- Hardware averaging of up to 64 samples for improved accuracy
- Converter uses an internal 3-V reference
- UART
  - Two fully programmable 16C550-type UARTs
  - Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
  - Programmable baud-rate generator allowing speeds up to 1.5625 Mbps
  - Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
  - FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
  - Standard asynchronous communication bits for start, stop, and parity
  - Line-break generation and detection
  - Fully programmable serial interface characteristics
    - 5, 6, 7, or 8 data bits
    - Even, odd, stick, or no-parity bit generation/detection
    - 1 or 2 stop bit generation
- Synchronous Serial Interface (SSI)
  - Master or slave operation
  - Programmable clock bit rate and prescale
  - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
  - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces

- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing
- I<sup>2</sup>C
  - Devices on the I<sup>2</sup>C bus can be designated as either a master or a slave
    - Supports both sending and receiving data as either a master or a slave
    - Supports simultaneous master and slave operation
  - Four I<sup>2</sup>C modes
    - Master transmit
    - Master receive
    - Slave transmit
    - Slave receive
  - Two transmission speeds: Standard (100 Kbps) and Fast (400 Kbps)
  - Master and slave interrupt generation
    - Master generates interrupts when a transmit or receive operation completes (or aborts due to an error)
    - Slave generates interrupts when data has been sent or requested by a master
  - Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode
- Power
  - On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
  - Low-power options on controller: Sleep and Deep-sleep modes
  - Low-power options for peripherals: software controls shutdown of individual peripherals
  - User-enabled LDO unregulated voltage detection and automatic reset
  - 3.3-V supply brown-out detection and reporting via interrupt or reset
- Flexible Reset Sources
  - Power-on reset (POR)
  - Reset pin assertion
  - Brown-out (BOR) detector alerts to system power drops
  - Software reset

- Watchdog timer reset
- Internal low drop-out (LDO) regulator output goes unregulated
- Industrial and extended temperature 48-pin RoHS-compliant LQFP package

## **1.2 Target Applications**

- Factory automation and control
- Industrial control power devices
- Building and home automation
- Stepper motors
- Brushless DC motors
- AC induction motors

## 1.3 High-Level Block Diagram

Figure 1-1 on page 33 depicts the features on the Stellaris LM3S328 microcontroller.




Figure 1-1. Stellaris LM3S328 Microcontroller High-Level Block Diagram

## 1.4 Functional Overview

The following sections provide an overview of the features of the LM3S328 microcontroller. The page number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 518.

## 1.4.1 ARM Cortex<sup>™</sup>-M3

#### 1.4.1.1 Processor Core (see page 40)

All members of the Stellaris product family, including the LM3S328 microcontroller, are designed around an ARM Cortex<sup>™</sup>-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

#### 1.4.1.2 Memory Map (see page 59)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S328 controller can be found in Table 2-4 on page 59. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

## 1.4.1.3 System Timer (SysTick) (see page 82)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

### 1.4.1.4 Nested Vectored Interrupt Controller (NVIC) (see page 83)

The LM3S328 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM® Cortex<sup>™</sup>-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 22 interrupts.

## 1.4.1.5 System Control Block (SCB) (see page 85)

The SCB provides system implementation information and system control, including configuration, control, and reporting of system exceptions.

#### 1.4.1.6 Memory Protection Unit (MPU) (see page 85)

The MPU supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

#### 1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S328 controller features Pulse Width Modulation (PWM) outputs.

#### 1.4.2.1 PWM

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

On the LM3S328, PWM motion control functionality can be achieved through:

The motion control features of the general-purpose timers using the CCP pins

#### CCP Pins (see page 270)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

### 1.4.3 Analog Peripherals

To handle analog signals, the LM3S328 microcontroller offers an Analog-to-Digital Converter (ADC).

#### 1.4.3.1 ADC (see page 324)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number.

The LM3S328 ADC module features 10-bit conversion resolution and supports eight input channels, plus an internal temperature sensor. Four buffered sample sequences allow rapid sampling of up to eight analog input sources without controller intervention. Each sample sequence provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequence priority.

### 1.4.4 Serial Communications Peripherals

The LM3S328 controller supports both asynchronous and synchronous serial communications with:

- Two fully programmable 16C550-type UARTs
- One SSI module
- One I<sup>2</sup>C module

## 1.4.4.1 UART (see page 360)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S328 controller includes two fully programmable 16C550-type UARTs that support data transfer speeds up to 1.5625 Mbps. (Although similar in functionality to a 16C550 UART, it is not register-compatible.)

Separate 16x8 transmit (TX) and receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

#### 1.4.4.2 SSI (see page 400)

Synchronous Serial Interface (SSI) is a four-wire bi-directional full and low-speed communications interface.

The LM3S328 controller includes one SSI module that provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

### 1.4.4.3 I<sup>2</sup>C (see page 438)

The Inter-Integrated Circuit (I<sup>2</sup>C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL).

The I<sup>2</sup>C bus interfaces to external I<sup>2</sup>C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I<sup>2</sup>C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

The LM3S328 controller includes one  $I^2C$  module that provides the ability to communicate to other IC devices over an  $I^2C$  bus. The  $I^2C$  bus supports devices that can both transmit and receive (write and read) data.

Devices on the  $I^2C$  bus can be designated as either a master or a slave. The  $I^2C$  module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. The four  $I^2C$  modes are: Master Transmit, Master Receive, Slave Transmit, and Slave Receive.

A Stellaris I<sup>2</sup>C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I<sup>2</sup>C master and slave can generate interrupts. The I<sup>2</sup>C master generates interrupts when a transmit or receive operation completes (or aborts due to an error). The I<sup>2</sup>C slave generates interrupts when data has been sent or requested by a master.

# 1.4.5 System Peripherals

#### 1.4.5.1 Programmable GPIOs (see page 223)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris GPIO module is comprised of five physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 7-28 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 475 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines. Pins configured as digital inputs are Schmitt-triggered.

#### 1.4.5.2 Three Programmable Timers (see page 264)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris General-Purpose Timer Module (GPTM) contains three GPTM blocks. Each GPTM block provides two 16-bit timers/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions.

When configured in 32-bit mode, a timer can run as a Real-Time Clock (RTC), one-shot timer or periodic timer. When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

#### 1.4.5.3 Watchdog Timer (see page 300)

A watchdog timer can generate an interrupt or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

#### 1.4.6 Memory Peripherals

The LM3S328 controller offers both single-cycle SRAM and single-cycle Flash memory.

#### 1.4.6.1 SRAM (see page 206)

The LM3S328 static random access memory (SRAM) controller supports 4 KB SRAM. The internal SRAM of the Stellaris devices starts at base address 0x2000.0000 of the device memory map. To reduce the number of time-consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain

regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

#### 1.4.6.2 Flash (see page 207)

The LM3S328 Flash controller supports 16 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

#### 1.4.7 Additional Features

#### 1.4.7.1 JTAG TAP Controller (see page 140)

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is composed of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Stellaris JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Stellaris JTAG instructions select the Stellaris TDO outputs. The multiplexer is controlled by the Stellaris JTAG controller, which has comprehensive programming for the ARM, Stellaris, and unimplemented JTAG instructions.

#### 1.4.7.2 System Control and Clocks (see page 150)


System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

#### 1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 474
- "Signal Tables" on page 475
- "Operating Characteristics" on page 482
- "Electrical Characteristics" on page 483
- "Package Information" on page 520

# 1.4.9 System Block Diagram



#### Figure 1-2. LM3S328 Controller System-Level Block Diagram

# 2 The Cortex-M3 Processor

The ARM® Cortex<sup>™</sup>-M3 processor provides a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:

- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7<sup>™</sup> processor family for better performance and power efficiency.
- Full-featured debug solution
  - Serial Wire JTAG Debug Port (SWJ-DP)
  - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
  - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
  - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
  - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer
- Optimized for single-cycle flash usage
- Three sleep modes with clock gating for low power
- Single-cycle multiply instruction and hardware divide
- Atomic operations
- ARM Thumb2 mixed 16-/32-bit instruction set
- 1.25 DMIPS/MHz

The Stellaris<sup>®</sup> family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motor control.

Stellaris<sup>®</sup> LM3S328 Microcontroller

This chapter provides information on the Stellaris implementation of the Cortex-M3 processor, including the programming model, the memory model, the exception model, fault handling, and power management.


For technical details on the instruction set, see the Cortex<sup>™</sup>-M3/M4 Instruction Set Technical User's Manual.

# 2.1 Block Diagram

The Cortex-M3 processor is built on a high-performance processor core, with a 3-stage pipeline Harvard architecture, making it ideal for demanding embedded applications. The processor delivers exceptional power efficiency through an efficient instruction set and extensively optimized design, providing high-end processing hardware including a range of single-cycle and SIMD multiplication and multiply-with-accumulate capabilities, saturating arithmetic and dedicated hardware division.

To facilitate the design of cost-sensitive devices, the Cortex-M3 processor implements tightly coupled system components that reduce processor area while significantly improving interrupt handling and system debug capabilities. The Cortex-M3 processor implements a version of the Thumb® instruction set based on Thumb-2 technology, ensuring high code density and reduced program memory requirements. The Cortex-M3 instruction set provides the exceptional performance expected of a modern 32-bit architecture, with the high code density of 8-bit and 16-bit microcontrollers.

The Cortex-M3 processor closely integrates a nested interrupt controller (NVIC), to deliver industry-leading interrupt performance. The Stellaris NVIC includes a non-maskable interrupt (NMI) and provides eight interrupt priority levels. The tight integration of the processor core and NVIC provides fast execution of interrupt service routines (ISRs), dramatically reducing interrupt latency. The hardware stacking of registers and the ability to suspend load-multiple and store-multiple operations further reduce interrupt latency. Interrupt handlers do not require any assembler stubs which removes code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another. To optimize low-power designs, the NVIC integrates with the sleep modes, including Deep-sleep mode, which enables the entire device to be rapidly powered down.





# 2.2 Overview

# 2.2.1 System-Level Interface

The Cortex-M3 processor provides multiple interfaces using AMBA® technology to provide high-speed, low-latency memory accesses. The core supports unaligned data accesses and implements atomic bit manipulation that enables faster peripheral controls, system spinlocks, and thread-safe Boolean data handling.

The Cortex-M3 processor has a memory protection unit (MPU) that provides fine-grain memory control, enabling applications to implement security privilege levels and separate code, data and stack on a task-by-task basis.

# 2.2.2 Integrated Configurable Debug

The Cortex-M3 processor implements a complete hardware debug solution, providing high system visibility of the processor and memory through either a traditional JTAG port or a 2-pin Serial Wire Debug (SWD) port that is ideal for microcontrollers and other small package devices. The Stellaris implementation replaces the ARM SW-DP and JTAG-DP with the ARM CoreSight<sup>™</sup>-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *ARM*® *Debug Interface V5 Architecture Specification* for details on SWJ-DP.


For system trace, the processor integrates an Instrumentation Trace Macrocell (ITM) alongside data watchpoints and a profiling unit. To enable simple and cost-effective profiling of the system trace events, a Serial Wire Viewer (SWV) can export a stream of software-generated messages, data trace, and profiling information through a single pin.

The Flash Patch and Breakpoint Unit (FPB) provides up to eight hardware breakpoint comparators that debuggers can use. The comparators in the FPB also provide remap functions of up to eight words in the program code in the CODE memory region. This enables applications stored in a read-only area of Flash memory to be patched in another area of on-chip SRAM or Flash memory. If a patch is required, the application programs the FPB to remap a number of addresses. When those addresses are accessed, the accesses are redirected to a remap table specified in the FPB configuration.

For more information on the Cortex-M3 debug capabilities, see the *ARM*® *Debug Interface V5 Architecture Specification*.

# 2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer, as shown in Figure 2-2 on page 43.





# 2.2.4 Cortex-M3 System Component Details

The Cortex-M3 includes the following system components:

SysTick

A 24-bit count-down timer that can be used as a Real-Time Operating System (RTOS) tick timer or as a simple counter (see "System Timer (SysTick)" on page 82).

Nested Vectored Interrupt Controller (NVIC)

An embedded interrupt controller that supports low latency interrupt processing (see "Nested Vectored Interrupt Controller (NVIC)" on page 83).

System Control Block (SCB)

The programming model interface to the processor. The SCB provides system implementation information and system control, including configuration, control, and reporting of system exceptions (see "System Control Block (SCB)" on page 85).

Memory Protection Unit (MPU)

Improves system reliability by defining the memory attributes for different memory regions. The MPU provides up to eight different regions and an optional predefined background region (see "Memory Protection Unit (MPU)" on page 85).

# 2.3 **Programming Model**

This section describes the Cortex-M3 programming model. In addition to the individual core register descriptions, information about the processor modes and privilege levels for software execution and stacks is included.

#### 2.3.1 Processor Mode and Privilege Levels for Software Execution

The Cortex-M3 has two modes of operation:

Thread mode

Used to execute application software. The processor enters Thread mode when it comes out of reset.

Handler mode

Used to handle exceptions. When the processor has finished exception processing, it returns to Thread mode.

In addition, the Cortex-M3 has two privilege levels:

Unprivileged

In this mode, software has the following restrictions:

- Limited access to the MSR and MRS instructions and no use of the CPS instruction
- No access to the system timer, NVIC, or system control block
- Possibly restricted access to memory or peripherals
- Privileged

In this mode, software can use all the instructions and has access to all resources.

In Thread mode, the **CONTROL** register (see page 58) controls whether software execution is privileged or unprivileged. In Handler mode, software execution is always privileged.

Only privileged software can write to the **CONTROL** register to change the privilege level for software execution in Thread mode. Unprivileged software can use the SVC instruction to make a supervisor call to transfer control to privileged software.

#### 2.3.2 Stacks

The processor uses a full descending stack, meaning that the stack pointer indicates the last stacked item on the memory. When the processor pushes a new item onto the stack, it decrements the stack pointer and then writes the item to the new memory location. The processor implements two stacks:

the main stack and the process stack, with a pointer for each held in independent registers (see the **SP** register on page 48).

In Thread mode, the **CONTROL** register (see page 58) controls whether the processor uses the main stack or the process stack. In Handler mode, the processor always uses the main stack. The options for processor operations are shown in Table 2-1 on page 45.

Table 2-1. Summary of Processor Mode, Privilege Level, and Stack Use

Processor Mode	Use	Privilege Level	Stack Used
Thread	Applications	Privileged or unprivileged <sup>a</sup>	Main stack or process stack <sup>a</sup>
Handler	Exception handlers	Always privileged	Main stack

a. See CONTROL (page 58).

### 2.3.3 Register Map

Figure 2-3 on page 45 shows the Cortex-M3 register set. Table 2-2 on page 46 lists the Core registers. The core registers are not memory mapped and are accessed by register name, so the base address is n/a (not applicable) and there is no offset.




Figure 2-3. Cortex-M3 Register Set

#### Table 2-2. Processor Register Map

Offset	Name	Туре	Reset	Description	See page
-	R0	R/W	-	Cortex General-Purpose Register 0	47
-	R1	R/W	-	Cortex General-Purpose Register 1	47
-	R2	R/W	-	Cortex General-Purpose Register 2	47
-	R3	R/W	-	Cortex General-Purpose Register 3	47
-	R4	R/W	-	Cortex General-Purpose Register 4	47
-	R5	R/W	-	Cortex General-Purpose Register 5	47
-	R6	R/W	-	Cortex General-Purpose Register 6	47
-	R7	R/W	-	Cortex General-Purpose Register 7	47
-	R8	R/W	-	Cortex General-Purpose Register 8	47
-	R9	R/W	-	Cortex General-Purpose Register 9	47
-	R10	R/W	-	Cortex General-Purpose Register 10	47
-	R11	R/W	-	Cortex General-Purpose Register 11	47
-	R12	R/W	-	Cortex General-Purpose Register 12	47
-	SP	R/W	-	Stack Pointer	48
-	LR	R/W	0xFFFF.FFFF	Link Register	49
-	PC	R/W	-	Program Counter	50
-	PSR	R/W	0x0100.0000	Program Status Register	51
-	PRIMASK	R/W	0x0000.0000	Priority Mask Register	55
-	FAULTMASK	R/W	0x0000.0000	Fault Mask Register	56
-	BASEPRI	R/W	0x0000.0000	Base Priority Mask Register	57
-	CONTROL	R/W	0x0000.0000	Control Register	58

# 2.3.4 Register Descriptions

This section lists and describes the Cortex-M3 registers, in the order shown in Figure 2-3 on page 45. The core registers are not memory mapped and are accessed by register name rather than offset.

**Note:** The register type shown in the register descriptions refers to type during program execution in Thread mode and Handler mode. Debug access can differ.

Register 1: Cortex General-Purpose Register 0 (R0) Register 2: Cortex General-Purpose Register 1 (R1) Register 3: Cortex General-Purpose Register 2 (R2) Register 4: Cortex General-Purpose Register 3 (R3) Register 5: Cortex General-Purpose Register 4 (R4) Register 6: Cortex General-Purpose Register 5 (R5) Register 7: Cortex General-Purpose Register 6 (R6) Register 8: Cortex General-Purpose Register 7 (R7) Register 9: Cortex General-Purpose Register 8 (R8) Register 10: Cortex General-Purpose Register 9 (R9) Register 11: Cortex General-Purpose Register 10 (R10) Register 12: Cortex General-Purpose Register 11 (R11) Register 13: Cortex General-Purpose Register 12 (R12)

The **Rn** registers are 32-bit general-purpose registers for data operations and can be accessed from either privileged or unprivileged mode.

Type R/W, reset -31 30 25 29 28 27 26 24 16 23 22 21 20 19 18 17 DATA Туре R/W Reset 15 12 2 14 13 11 10 9 8 7 6 5 3 0 4 1 DATA Туре R/W Reset Bit/Field Name Description Туре Reset R/W 31:0 DATA Register data.

Cortex General-Purpose Register 0 (R0)

#### Register 14: Stack Pointer (SP)

The **Stack Pointer (SP)** is register R13. In Thread mode, the function of this register changes depending on the ASP bit in the **Control Register (CONTROL)** register. When the ASP bit is clear, this register is the **Main Stack Pointer (MSP)**. When the ASP bit is set, this register is the **Process Stack Pointer (PSP)**. On reset, the ASP bit is clear, and the processor loads the **MSP** with the value from address 0x0000.0000. The **MSP** can only be accessed in privileged mode; the **PSP** can be accessed in either privileged or unprivileged mode.


Туре	R/W, res	et -														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I	1 1	I	i i	S	i i P I		I		1	r	I	
Type Reset	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	I		I		S	i i P		I			1	I	
Type Reset	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:0		SP	)	R/	W	-	This	field is t	he addro	ess of th	e stack p	ointer.			

# Stack Pointer (SP)

#### Register 15: Link Register (LR)

The **Link Register (LR)** is register R14, and it stores the return information for subroutines, function calls, and exceptions. **LR** can be accessed from either privileged or unprivileged mode.

EXC\_RETURN is loaded into **LR** on exception entry. See Table 2-10 on page 74 for the values and description.



Program Counter (PC)

### **Register 16: Program Counter (PC)**

The **Program Counter (PC)** is register R15, and it contains the current program address. On reset, the processor loads the **PC** with the value of the reset vector, which is at address 0x0000.0004. Bit 0 of the reset vector is loaded into the THUMB bit of the **EPSR** at reset and must be 1. The **PC** register can be accessed in either privileged or unprivileged mode.

Type R/W, reset -31 30 29 28 27 25 21 20 19 18 16 26 23 22 17 24 PC. Туре R/W Reset 15 14 13 12 11 10 9 8 6 5 4 3 2 0 7 1 PC R/W Туре Reset Bit/Field Name Туре Reset Description PC 31:0 R/W This field is the current program address. \_

#### Register 17: Program Status Register (PSR)

**Note:** This register is also referred to as **xPSR**.

The **Program Status Register (PSR)** has three functions, and the register bits are assigned to the different functions:

- Application Program Status Register (APSR), bits 31:27,
- Execution Program Status Register (EPSR), bits 26:24, 15:10
- Interrupt Program Status Register (IPSR), bits 5:0

The **PSR**, **IPSR**, and **EPSR** registers can only be accessed in privileged mode; the **APSR** register can be accessed in either privileged or unprivileged mode.

**APSR** contains the current state of the condition flags from previous instruction executions.

**EPSR** contains the Thumb state bit and the execution state bits for the If-Then (IT) instruction or the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction. Attempts to read the **EPSR** directly through application software using the MSR instruction always return zero. Attempts to write the **EPSR** using the MSR instruction in application software are always ignored. Fault handlers can examine the **EPSR** value in the stacked **PSR** to determine the operation that faulted (see "Exception Entry and Return" on page 72).

IPSR contains the exception type number of the current Interrupt Service Routine (ISR).

These registers can be accessed individually or as a combination of any two or all three registers, using the register name as an argument to the MSR or MRS instructions. For example, all of the registers can be read using **PSR** with the MRS instruction, or **APSR** only can be written to using **APSR** with the MSR instruction. page 51 shows the possible register combinations for the **PSR**. See the MRS and MSR instruction descriptions in the *Cortex*<sup>™</sup>-*M3/M4 Instruction Set Technical User's Manual* for more information about how to access the program status registers.

Register	Туре	Combination	
PSR	R/W <sup>a, b</sup>	APSR, EPSR, and IPSR	
IEPSR	RO	EPSR and IPSR	
IAPSR	R/W <sup>a</sup>	APSR and IPSR	
EAPSR	R/W <sup>b</sup>	APSR and EPSR	

#### Table 2-3. PSR Register Combinations

a. The processor ignores writes to the IPSR bits.

b. Reads of the EPSR bits return zero, and the processor ignores writes to these bits.

#### Program Status Register (PSR)

Type R/W, reset 0x0100.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Ν	Z	С	V	Q	ICI	/ IT	THUMB	1			rese	rved	ſ	[	
Туре	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		[ ]	ICI	/ IT	1			rese	rved			· · · · ·	ISRI	NUM	ſ	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0											

# NRND: Not recommended for new designs.

Bit/Field	Name	Туре	Reset	Description
31	Ν	R/W	0	APSR Negative or Less Flag
				Value Description
				1 The previous operation result was negative or less than.
				0 The previous operation result was positive, zero, greater than, or equal.
				The value of this bit is only meaningful when accessing <b>PSR</b> or <b>APSR</b> .
30	Z	R/W	0	APSR Zero Flag
				Value Description
				1 The previous operation result was zero.
				0 The previous operation result was non-zero.
				The value of this bit is only meaningful when accessing <b>PSR</b> or <b>APSR</b> .
29	С	R/W	0	APSR Carry or Borrow Flag
				Value Description
				1 The previous add operation resulted in a carry bit or the previous subtract operation did not result in a borrow bit.
				0 The previous add operation did not result in a carry bit or the previous subtract operation resulted in a borrow bit.
				The value of this bit is only meaningful when accessing <b>PSR</b> or <b>APSR</b> .
28	V	R/W	0	APSR Overflow Flag
				Value Description
				1 The previous operation resulted in an overflow.
				0 The previous operation did not result in an overflow.
				The value of this bit is only meaningful when accessing <b>PSR</b> or <b>APSR</b> .
27	Q	R/W	0	APSR DSP Overflow and Saturation Flag
				Value Description
				1 DSP Overflow or saturation has occurred.
				0 DSP overflow or saturation has not occurred since reset or since the bit was last cleared.
				The value of this bit is only meaningful when accessing <b>PSR</b> or <b>APSR</b> .

This bit is cleared by software using an  $\ensuremath{\mathtt{MRS}}$  instruction.

Bit/Field	Name	Туре	Reset	Description
26:25	ICI / IT	RO	0x0	EPSR ICI / IT status
				These bits, along with bits 15:10, contain the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction or the execution state bits of the IT instruction.
				When <b>EPSR</b> holds the ICI execution state, bits 26:25 are zero.
				The If-Then block contains up to four instructions following an IT instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others. See the <i>Cortex</i> ™- <i>M3/M4 Instruction Set Technical User's Manual</i> for more information.
				The value of this field is only meaningful when accessing <b>PSR</b> or <b>EPSR</b> .
24	THUMB	RO	1	EPSR Thumb State This bit indicates the Thumb state and should always be set. The following can clear the THUMB bit:
				■ The BLX, BX and POP{PC} instructions
				<ul> <li>Restoration from the stacked <b>xPSR</b> value on an exception return</li> </ul>
				<ul> <li>Bit 0 of the vector value on an exception entry or reset</li> </ul>
				Attempting to execute instructions when this bit is clear results in a fault or lockup. See "Lockup" on page 76 for more information.
				The value of this bit is only meaningful when accessing <b>PSR</b> or <b>EPSR</b> .
23:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:10	ICI / IT	RO	0x0	EPSR ICI / IT status
				These bits, along with bits 26:25, contain the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction or the execution state bits of the IT instruction.
				When an interrupt occurs during the execution of an LDM, STM, PUSH or POP instruction, the processor stops the load multiple or store multiple instruction operation temporarily and stores the next register operand in the multiple operation to bits 15:12. After servicing the interrupt, the processor returns to the register pointed to by bits 15:12 and resumes execution of the multiple load or store instruction. When <b>EPSR</b> holds the ICI execution state, bits 11:10 are zero.
				The If-Then block contains up to four instructions following a 16-bit IT instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others. See the <i>Cortex</i> TM-M3/M4 Instruction Set Technical User's Manual for more information.
				The value of this field is only meaningful when accessing <b>PSR</b> or <b>EPSR</b> .
9:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description	
5:0	ISRNUM	RO	0x00	IPSR ISR N This field co Service Rou	ntains the exception type number of the current Interrupt
				Value	Description
				0x00	Thread mode
				0x01	Reserved
				0x02	NMI
				0x03	Hard fault
				0x04	Memory management fault
				0x05	Bus fault
				0x06	Usage fault
				0x07-0x0A	Reserved
				0x0B	SVCall
				0x0C	Reserved for Debug
				0x0D	Reserved
				0x0E	PendSV
				0x0F	SysTick
				0x10	Interrupt Vector 0
				0x11	Interrupt Vector 1
				0x2D	Interrupt Vector 29
				0x2E-0x3F	Reserved

See "Exception Types" on page 68 for more information. The value of this field is only meaningful when accessing **PSR** or **IPSR**.

### Register 18: Priority Mask Register (PRIMASK)

Priority Mask Register (PRIMASK)

The **PRIMASK** register prevents activation of all exceptions with programmable priority. Reset, non-maskable interrupt (NMI), and hard fault are the only exceptions with fixed priority. Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. The MSR and MRS instructions are used to access the **PRIMASK** register, and the CPS instruction may be used to change the value of the **PRIMASK** register. See the *Cortex*<sup>™</sup>-*M3/M4 Instruction Set Technical User's Manual* for more information on these instructions. For more information on exception priority levels, see "Exception Types" on page 68.

#### Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 20 16 22 21 19 18 17 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 Δ 3 2 1 0 PRIMAS reserved RO 0 RO RO RO RO RO R/W Туре 0 0 0 0 0 0 0 0 0 0 0 0 Reset 0 0 0 **Bit/Field** Name Type Reset Description 31:1 RO 0x0000.000 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0 PRIMASK 0 R/W Priority Mask Value Description 1 Prevents the activation of all exceptions with configurable priority. No effect. 0

#### June 18, 2012

#### Register 19: Fault Mask Register (FAULTMASK)

The **FAULTMASK** register prevents activation of all exceptions except for the Non-Maskable Interrupt (NMI). Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. The MSR and MRS instructions are used to access the **FAULTMASK** register, and the CPS instruction may be used to change the value of the **FAULTMASK** register. See the *Cortex*™-*M3/M4 Instruction Set Technical User's Manual* for more information on these instructions. For more information on exception priority levels, see "Exception Types" on page 68.

#### Fault Mask Register (FAULTMASK)

#### Type R/W, reset 0x0000.0000

21	, -															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	ì	T	Ì	rese	rved	Î	1	Î	1	T	Î	1
					1				l							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I	1	1	1	1	reserved		1	1	1	1	1	1	FAULTMASK
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field	ł	N	ame	1	Гуре	Reset	Des	criptior	ı						
	31:1		res	erved		RO	0x0000.00	00 Soft	ware s	hould no	t rely on	the valu	e of a re	eserved I	oit. To pr	ovide
								com	patibili	ty with fu	ture pro	ducts, th	e value	of a rese	rved bit	should be
								pres	erved	across a	read-m	odify-writ	e opera	tion.		
	0		FAUL	TMASK		R/W	0	Fau	lt Mask	[						
								Valu	le Des	scription						
								1	Dro	vonto the		ion of all	oveenti		nt for NI	
								1	Pre	vents the	e activat	ion of all	excepti	ons exce	ept for INI	VII.
								0	No	effect.						
								Tho	nroces	sor clea	rs the 🖙	AULTMAS	rk hit on	exit from	n anv ev	cention
									•	cept the						ooption
								nan		oopt the l						

#### Register 20: Base Priority Mask Register (BASEPRI)

The **BASEPRI** register defines the minimum priority for exception processing. When **BASEPRI** is set to a nonzero value, it prevents the activation of all exceptions with the same or lower priority level as the **BASEPRI** value. Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. For more information on exception priority levels, see "Exception Types" on page 68.

#### Base Priority Mask Register (BASEPRI)

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1 1	rese	rved	1 1				1 1		'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei																
	15	14	13	12 rese	11 rved	10	9	8	7	6 BASEPRI	5	4	3	2 reserved	1	0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0000.00							erved bit.		
										v with futu cross a re				a reserv	ed bit sl	nould be
												ing white	oporatio			
	7:5		BASE	PRI	R/	W	0x0		e Priority							
								-	•				•	ity level w d. The <b>PF</b>		
								can	be used	to mask	all exce	ptions w	ith progr	rammable		•
								Higr	ner prior	ty excep	tions hav	ve lower	priority I	evels.		
								Valu	ue Deso	cription						
								0x0	Alle	xceptions	s are uni	masked.				
								0x1		xceptions	s with pr	ority leve	el 1-7 ar	e masked	d.	
								0x2		•	•	,		e masked		
								0x3		•	•	,		e maskeo		
								0x4		•	•	,		e maskeo		
								0x5 0x6		•	•	,		e masked		
								0x6 0x7		xceptions	•	,		e masked	J.	
								0.77			s wiui pi			maaneu.		
	4:0		reser	ved	R	0	0x0	com	patibility		ire prodi	ucts, the	value of	erved bit.	•	

Control Register (CONTROL)

#### **Register 21: Control Register (CONTROL)**

The **CONTROL** register controls the stack used and the privilege level for software execution when the processor is in Thread mode. This register is only accessible in privileged mode.

Handler mode always uses **MSP**, so the processor ignores explicit writes to the ASP bit of the **CONTROL** register when in Handler mode. The exception entry and return mechanisms automatically update the **CONTROL** register based on the EXC\_RETURN value (see Table 2-10 on page 74). In an OS environment, threads running in Thread mode should use the process stack and the kernel and exception handlers should use the main stack. By default, Thread mode uses **MSP**. To switch the stack pointer used in Thread mode to **PSP**, either use the MSR instruction to set the ASP bit, as detailed in the *Cortex*<sup>TM</sup>-*M3/M4 Instruction Set Technical User's Manual*, or perform an exception return to Thread mode with the appropriate EXC\_RETURN value, as shown in Table 2-10 on page 74.

**Note:** When changing the stack pointer, software must use an ISB instruction immediately after the MSR instruction, ensuring that instructions after the ISB execute use the new stack pointer. See the *Cortex™-M3/M4 Instruction Set Technical User's Manual*.

R/W, res	et 0x0000	0.0000													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1				1 1	rese	rved						1	•
RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						reserv	ved	· ·						ASP	TMPL
RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
Bit/Field		Nam	ie	Тур	be	Reset	Des	cription							
31:2		reserv	/ed	R	C	0x0000.000	com	patibility	with fut	ure produ	ucts, the	value of	a reserv		
1		ASF	D	RΛ	N	0	Acti	ve Stack	Pointer						
							Val	ue Desc	ription						
							1	PSP	is the cu	irrent sta	ck point	er.			
							0	MSP	is the c	urrent sta	ack point	er			
												•			e
0		TMF	Ľ	R/\	N	0	Thre	ead Mode	e Privile	ge Level					
							Val	ue Desc	ription						
							1	Unpr	ivileged	software	can be	executed	l in Thre	ad mode	e.
							0	Only	privilege	ed softwa	are can b	e execut	ted in Th	nread mo	ode.
	31 RO 0 15 RO 0 Bit/Field 31:2 1	31       30         RO       RO         0       0         15       14         RO       RO         0       0         Bit/Field       31:2         1       1	RO         RO         RO         RO         O <td>31     30     29     28       RO     RO     RO     RO       0     0     0     0       15     14     13     12       RO     RO       RO     RO     RO       0     0     0       8it/Field     Name       31:2     reserved       1     ASP</td> <td>31     30     29     28     27       RO     RO     RO     RO     RO       0     0     0     0     0       15     14     13     12     11       RO     RO     RO     RO     RO       0     0     0     0     0       31:2     reserved     RO       1     ASP     RA</td> <td>31     30     29     28     27     26       RO     RO     RO     RO     RO     RO     RO       0     0     0     0     0     0     0       15     14     13     12     11     10       RO     RO     RO     RO     RO       0     0     0     0     0     0       8it/Field     Name     Type       31:2     reserved     RO       1     ASP     R/W</td> <td>31       30       29       28       27       26       25         RO       RO       RO       RO       RO       RO       RO       RO       RO         15       14       13       12       11       10       9         RO       RO       RO       RO       RO       RO       RO       RO         RO       RO       RO       RO       RO       RO       RO       RO         RO       RO       RO       RO       RO       RO       RO       RO         Sit/Field       Name       Type       Reset         31:2       reserved       RO       0x0000.000         1       ASP       R/W       0</td> <td>31       30       29       28       27       26       25       24         rese         RO       R</td> <td>31         30         29         28         27         26         25         24         23           RO         RO<!--</td--><td>31         30         29         28         27         26         25         24         23         22           RO         RO<!--</td--><td>31         30         29         28         27         26         25         24         23         22         21           RO         RO<!--</td--><td>31       30       29       28       27       26       25       24       23       22       21       20         RO       <t< td=""><td>31         30         29         28         27         26         25         24         23         22         21         20         19           RO         RO<!--</td--><td>31       30       29       28       27       26       25       24       23       22       21       20       19       18         RO       <t< td=""><td>31       30       29       28       27       26       25       24       23       22       21       20       19       18       17         RO       <t< td=""></t<></td></t<></td></td></t<></td></td></td></td>	31     30     29     28       RO     RO     RO     RO       0     0     0     0       15     14     13     12       RO     RO       RO     RO     RO       0     0     0       8it/Field     Name       31:2     reserved       1     ASP	31     30     29     28     27       RO     RO     RO     RO     RO       0     0     0     0     0       15     14     13     12     11       RO     RO     RO     RO     RO       0     0     0     0     0       31:2     reserved     RO       1     ASP     RA	31     30     29     28     27     26       RO     RO     RO     RO     RO     RO     RO       0     0     0     0     0     0     0       15     14     13     12     11     10       RO     RO     RO     RO     RO       0     0     0     0     0     0       8it/Field     Name     Type       31:2     reserved     RO       1     ASP     R/W	31       30       29       28       27       26       25         RO       RO       RO       RO       RO       RO       RO       RO       RO         15       14       13       12       11       10       9         RO       RO       RO       RO       RO       RO       RO       RO         RO       RO       RO       RO       RO       RO       RO       RO         RO       RO       RO       RO       RO       RO       RO       RO         Sit/Field       Name       Type       Reset         31:2       reserved       RO       0x0000.000         1       ASP       R/W       0	31       30       29       28       27       26       25       24         rese         RO       R	31         30         29         28         27         26         25         24         23           RO         RO </td <td>31         30         29         28         27         26         25         24         23         22           RO         RO<!--</td--><td>31         30         29         28         27         26         25         24         23         22         21           RO         RO<!--</td--><td>31       30       29       28       27       26       25       24       23       22       21       20         RO       <t< td=""><td>31         30         29         28         27         26         25         24         23         22         21         20         19           RO         RO<!--</td--><td>31       30       29       28       27       26       25       24       23       22       21       20       19       18         RO       <t< td=""><td>31       30       29       28       27       26       25       24       23       22       21       20       19       18       17         RO       <t< td=""></t<></td></t<></td></td></t<></td></td></td>	31         30         29         28         27         26         25         24         23         22           RO         RO </td <td>31         30         29         28         27         26         25         24         23         22         21           RO         RO<!--</td--><td>31       30       29       28       27       26       25       24       23       22       21       20         RO       <t< td=""><td>31         30         29         28         27         26         25         24         23         22         21         20         19           RO         RO<!--</td--><td>31       30       29       28       27       26       25       24       23       22       21       20       19       18         RO       <t< td=""><td>31       30       29       28       27       26       25       24       23       22       21       20       19       18       17         RO       <t< td=""></t<></td></t<></td></td></t<></td></td>	31         30         29         28         27         26         25         24         23         22         21           RO         RO </td <td>31       30       29       28       27       26       25       24       23       22       21       20         RO       <t< td=""><td>31         30         29         28         27         26         25         24         23         22         21         20         19           RO         RO<!--</td--><td>31       30       29       28       27       26       25       24       23       22       21       20       19       18         RO       <t< td=""><td>31       30       29       28       27       26       25       24       23       22       21       20       19       18       17         RO       <t< td=""></t<></td></t<></td></td></t<></td>	31       30       29       28       27       26       25       24       23       22       21       20         RO       RO <t< td=""><td>31         30         29         28         27         26         25         24         23         22         21         20         19           RO         RO<!--</td--><td>31       30       29       28       27       26       25       24       23       22       21       20       19       18         RO       <t< td=""><td>31       30       29       28       27       26       25       24       23       22       21       20       19       18       17         RO       <t< td=""></t<></td></t<></td></td></t<>	31         30         29         28         27         26         25         24         23         22         21         20         19           RO         RO </td <td>31       30       29       28       27       26       25       24       23       22       21       20       19       18         RO       <t< td=""><td>31       30       29       28       27       26       25       24       23       22       21       20       19       18       17         RO       <t< td=""></t<></td></t<></td>	31       30       29       28       27       26       25       24       23       22       21       20       19       18         RO       RO <t< td=""><td>31       30       29       28       27       26       25       24       23       22       21       20       19       18       17         RO       <t< td=""></t<></td></t<>	31       30       29       28       27       26       25       24       23       22       21       20       19       18       17         RO       RO <t< td=""></t<>

# 2.3.5 Exceptions and Interrupts

The Cortex-M3 processor supports interrupts and system exceptions. The processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. An exception changes the normal flow of software control. The processor uses Handler mode to handle all exceptions except for reset. See "Exception Entry and Return" on page 72 for more information.

The NVIC registers control interrupt handling. See "Nested Vectored Interrupt Controller (NVIC)" on page 83 for more information.

#### 2.3.6 Data Types

The Cortex-M3 supports 32-bit words, 16-bit halfwords, and 8-bit bytes. The processor also supports 64-bit data transfer instructions. All instruction and data memory accesses are little endian. See "Memory Regions, Types and Attributes" on page 60 for more information.

# 2.4 Memory Model

This section describes the processor memory map, the behavior of memory accesses, and the bit-banding features. The processor has a fixed memory map that provides up to 4 GB of addressable memory.

The memory map for the LM3S328 controller is provided in Table 2-4 on page 59. In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The regions for SRAM and peripherals include bit-band regions. Bit-banding provides atomic operations to bit data (see "Bit-Banding" on page 63).

The processor reserves regions of the Private peripheral bus (PPB) address range for core peripheral registers (see "Cortex-M3 Peripherals" on page 82).

**Note:** Within the memory map, all reserved space returns a bus fault when read or written.

Start	End	Description	For details, see page
Memory			
0x0000.0000	0x0000.3FFF	On-chip Flash	211
0x0000.4000	0x1FFF.FFFF	Reserved	-
0x2000.0000	0x2000.0FFF	Bit-banded on-chip SRAM	206
0x2000.1000	0x21FF.FFFF	Reserved	-
0x2200.0000	0x2201.FFFF	Bit-band alias of bit-banded on-chip SRAM starting at 0x2000.0000	206
0x2202.0000	0x3FFF.FFFF	Reserved	-
FiRM Peripherals			
0x4000.0000	0x4000.0FFF	Watchdog timer 0	303
0x4000.1000	0x4000.3FFF	Reserved	-
0x4000.4000	0x4000.4FFF	GPIO Port A	232
0x4000.5000	0x4000.5FFF	GPIO Port B	232
0x4000.6000	0x4000.6FFF	GPIO Port C	232
0x4000.7000	0x4000.7FFF	GPIO Port D	232
0x4000.8000	0x4000.8FFF	SSIO	412

#### Table 2-4. Memory Map

#### Table 2-4. Memory Map (continued)

Start	End	Description	For details, see page
0x4000.9000	0x4000.BFFF	Reserved	-
0x4000.C000	0x4000.CFFF	UART0	367
0x4000.D000	0x4000.DFFF	UART1	367
0x4000.E000	0x4001.FFFF	Reserved	-
Peripherals			
0x4002.0000	0x4002.0FFF	I <sup>2</sup> C 0	452
0x4002.1000	0x4002.3FFF	Reserved	-
0x4002.4000	0x4002.4FFF	GPIO Port E	232
0x4002.5000	0x4002.FFFF	Reserved	-
0x4003.0000	0x4003.0FFF	Timer 0	275
0x4003.1000	0x4003.1FFF	Timer 1	275
0x4003.2000	0x4003.2FFF	Timer 2	275
0x4003.3000	0x4003.7FFF	Reserved	-
0x4003.8000	0x4003.8FFF	ADC0	333
0x4003.9000	0x400F.CFFF	Reserved	-
0x400F.D000	0x400F.DFFF	Flash memory control	211
0x400F.E000	0x400F.EFFF	System control	161
0x400F.F000	0x41FF.FFFF	Reserved	-
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-
0x4400.0000	0xDFFF.FFFF	Reserved	-
Private Peripheral B	us		L
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM)	42
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	42
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	42
0xE000.3000	0xE000.DFFF	Reserved	-
0xE000.E000	0xE000.EFFF	Cortex-M3 Peripherals (SysTick, NVIC, MPU and SCB)	90
0xE000.F000	0xE003.FFFF	Reserved	-
0xE004.0000	0xE004.0FFF	Trace Port Interface Unit (TPIU)	43
0xE004.1000	0xFFFF.FFFF	Reserved	-

# 2.4.1 Memory Regions, Types and Attributes

The memory map and the programming of the MPU split the memory map into regions. Each region has a defined memory type, and some regions have additional memory attributes. The memory type and attributes determine the behavior of accesses to the region.

The memory types are:

- Normal: The processor can re-order transactions for efficiency and perform speculative reads.
- Device: The processor preserves transaction order relative to other transactions to Device or Strongly Ordered memory.
- Strongly Ordered: The processor preserves transaction order relative to all other transactions.

The different ordering requirements for Device and Strongly Ordered memory mean that the memory system can buffer a write to Device memory but must not buffer a write to Strongly Ordered memory.

An additional memory attribute is Execute Never (XN), which means the processor prevents instruction accesses. A fault exception is generated only on execution of an instruction executed from an XN region.

# 2.4.2 Memory System Ordering of Memory Accesses

For most memory accesses caused by explicit memory access instructions, the memory system does not guarantee that the order in which the accesses complete matches the program order of the instructions, providing the order does not affect the behavior of the instruction sequence. Normally, if correct program execution depends on two memory accesses completing in program order, software must insert a memory barrier instruction between the memory access instructions (see "Software Ordering of Memory Accesses" on page 62).

However, the memory system does guarantee ordering of accesses to Device and Strongly Ordered memory. For two memory access instructions A1 and A2, if both A1 and A2 are accesses to either Device or Strongly Ordered memory, and if A1 occurs before A2 in program order, A1 is always observed before A2.

#### 2.4.3 Behavior of Memory Accesses

Table 2-5 on page 61 shows the behavior of accesses to each region in the memory map. See "Memory Regions, Types and Attributes" on page 60 for more information on memory types and the XN attribute. Stellaris devices may have reserved memory areas within the address ranges shown below (refer to Table 2-4 on page 59 for more information).

Address Range	Memory Region	Memory Type	Execute Never (XN)	Description
0x0000.0000 - 0x1FFF.FFFF	Code	Normal	-	This executable region is for program code. Data can also be stored here.
0x2000.0000 - 0x3FFF.FFFF	SRAM	Normal	-	This executable region is for data. Code can also be stored here. This region includes bit band and bit band alias areas (see Table 2-6 on page 63).
0x4000.0000 - 0x5FFF.FFFF	Peripheral	Device	XN	This region includes bit band and bit band alias areas (see Table 2-7 on page 63).
0x6000.0000 - 0x9FFF.FFF	External RAM	Normal	-	This executable region is for data.
0xA000.0000 - 0xDFFF.FFF	External device	Device	XN	This region is for external device memory.
0xE000.0000- 0xE00F.FFFF	Private peripheral bus	Strongly Ordered	XN	This region includes the NVIC, system timer, and system control block.
0xE010.0000- 0xFFFF.FFFF	Reserved	-	-	-

#### Table 2-5. Memory Access Behavior

The Code, SRAM, and external RAM regions can hold programs. However, it is recommended that programs always use the Code region because the Cortex-M3 has separate buses that can perform instruction fetches and data accesses simultaneously.

The MPU can override the default memory access behavior described in this section. For more information, see "Memory Protection Unit (MPU)" on page 85.

The Cortex-M3 prefetches instructions ahead of execution and speculatively prefetches from branch target addresses.

# 2.4.4 Software Ordering of Memory Accesses

The order of instructions in the program flow does not always guarantee the order of the corresponding memory transactions for the following reasons:

- The processor can reorder some memory accesses to improve efficiency, providing this does not affect the behavior of the instruction sequence.
- The processor has multiple bus interfaces.
- Memory or devices in the memory map have different wait states.
- Some memory accesses are buffered or speculative.

"Memory System Ordering of Memory Accesses" on page 61 describes the cases where the memory system guarantees the order of memory accesses. Otherwise, if the order of memory accesses is critical, software must include memory barrier instructions to force that ordering. The Cortex-M3 has the following memory barrier instructions:

- The Data Memory Barrier (DMB) instruction ensures that outstanding memory transactions complete before subsequent memory transactions.
- The Data Synchronization Barrier (DSB) instruction ensures that outstanding memory transactions complete before subsequent instructions execute.
- The Instruction Synchronization Barrier (ISB) instruction ensures that the effect of all completed memory transactions is recognizable by subsequent instructions.

Memory barrier instructions can be used in the following situations:

- MPU programming
  - If the MPU settings are changed and the change must be effective on the very next instruction, use a DSB instruction to ensure the effect of the MPU takes place immediately at the end of context switching.
  - Use an ISB instruction to ensure the new MPU setting takes effect immediately after programming the MPU region or regions, if the MPU configuration code was accessed using a branch or call. If the MPU configuration code is entered using exception mechanisms, then an ISB instruction is not required.
- Vector table

If the program changes an entry in the vector table and then enables the corresponding exception, use a DMB instruction between the operations. The DMB instruction ensures that if the exception is taken immediately after being enabled, the processor uses the new exception vector.

Self-modifying code

If a program contains self-modifying code, use an ISB instruction immediately after the code modification in the program. The ISB instruction ensures subsequent instruction execution uses the updated program.

Memory map switching

If the system contains a memory map switching mechanism, use a DSB instruction after switching the memory map in the program. The DSB instruction ensures subsequent instruction execution uses the updated memory map.

Dynamic exception priority change

When an exception priority has to change when the exception is pending or active, use DSB instructions after the change. The change then takes effect on completion of the DSB instruction.

Memory accesses to Strongly Ordered memory, such as the System Control Block, do not require the use of DMB instructions.

For more information on the memory barrier instructions, see the *Cortex*™-*M3/M4 Instruction Set Technical User's Manual*.

#### 2.4.5 Bit-Banding

A bit-band region maps each word in a bit-band alias region to a single bit in the bit-band region. The bit-band regions occupy the lowest 1 MB of the SRAM and peripheral memory regions. Accesses to the 32-MB SRAM alias region map to the 1-MB SRAM bit-band region, as shown in Table 2-6 on page 63. Accesses to the 32-MB peripheral alias region map to the 1-MB peripheral bit-band region, as shown in Table 2-7 on page 63. For the specific address range of the bit-band regions, see Table 2-4 on page 59.

**Note:** A word access to the SRAM or the peripheral bit-band alias region maps to a single bit in the SRAM or peripheral bit-band region.

A word access to a bit band address results in a word access to the underlying memory, and similarly for halfword and byte accesses. This allows bit band accesses to match the access requirements of the underlying peripheral.

Address Range		Momony Degion	Instruction and Data Accesses	
Start End		Memory Region		
0x2000.0000	0x2000.0FFF		Direct accesses to this memory range behave as SRAM memory accesses, but this region is also bit addressable through bit-band alias.	
0x2200.0000	0x2201.FFFF	SRAM bit-band alias	Data accesses to this region are remapped to bit band region. A write operation is performed as read-modify-write. Instruction accesses are not remapped.	

Table 2-6. SRAM Memory Bit-Banding Regions

Table 2-7. Peripheral Memory	Bit-Banding Regions
------------------------------	---------------------

Address Range		Memory Region	Instruction and Data Accesses	
Start	End	Memory Region	Instruction and Data Accesses	
0x4000.0000	0x400F.FFFF	Peripheral bit-band region	Direct accesses to this memory range behave as peripheral memory accesses, but this region is also bit addressable through bit-band alias.	
0x4200.0000	0x43FF.FFFF	Peripheral bit-band alias	Data accesses to this region are remapped to bit band region. A write operation is performed as read-modify-write. Instruction accesses are not permitted.	

The following formula shows how the alias region maps onto the bit-band region:

bit\_word\_offset = (byte\_offset x 32) + (bit\_number x 4)

bit\_word\_addr = bit\_band\_base + bit\_word\_offset

where:

bit\_word\_offset

The position of the target bit in the bit-band memory region.

#### bit\_word\_addr

The address of the word in the alias memory region that maps to the targeted bit.

#### bit\_band\_base

The starting address of the alias region.

byte\_offset

The number of the byte in the bit-band region that contains the targeted bit.

```
bit_number
```

The bit position, 0-7, of the targeted bit.

Figure 2-4 on page 65 shows examples of bit-band mapping between the SRAM bit-band alias region and the SRAM bit-band region:

■ The alias word at 0x23FF.FFE0 maps to bit 0 of the bit-band byte at 0x200F.FFFF:

```
0x23FF.FFE0 = 0x2200.0000 + (0x000F.FFFF*32) + (0*4)
```

■ The alias word at 0x23FF.FFFC maps to bit 7 of the bit-band byte at 0x200F.FFFF:

0x23FF.FFFC = 0x2200.0000 + (0x000F.FFFF\*32) + (7\*4)


■ The alias word at 0x2200.0000 maps to bit 0 of the bit-band byte at 0x2000.0000:

0x2200.0000 = 0x2200.0000 + (0\*32) + (0\*4)

■ The alias word at 0x2200.001C maps to bit 7 of the bit-band byte at 0x2000.0000:

0x2200.001C = 0x2200.0000+ (0\*32) + (7\*4)

# Figure 2-4. Bit-Band Mapping



#### 2.4.5.1 Directly Accessing an Alias Region

Writing to a word in the alias region updates a single bit in the bit-band region.

Bit 0 of the value written to a word in the alias region determines the value written to the targeted bit in the bit-band region. Writing a value with bit 0 set writes a 1 to the bit-band bit, and writing a value with bit 0 clear writes a 0 to the bit-band bit.

Bits 31:1 of the alias word have no effect on the bit-band bit. Writing 0x01 has the same effect as writing 0xFF. Writing 0x00 has the same effect as writing 0x0E.

When reading a word in the alias region, 0x0000.0000 indicates that the targeted bit in the bit-band region is clear and 0x0000.0001 indicates that the targeted bit in the bit-band region is set.


#### 2.4.5.2 Directly Accessing a Bit-Band Region

"Behavior of Memory Accesses" on page 61 describes the behavior of direct byte, halfword, or word accesses to the bit-band regions.

#### 2.4.6 Data Storage

The processor views memory as a linear collection of bytes numbered in ascending order from zero. For example, bytes 0-3 hold the first stored word, and bytes 4-7 hold the second stored word. Data is stored in little-endian format, with the least-significant byte (lsbyte) of a word stored at the lowest-numbered byte, and the most-significant byte (msbyte) stored at the highest-numbered byte. Figure 2-5 on page 66 illustrates how data is stored.

#### Figure 2-5. Data Storage



#### 2.4.7 Synchronization Primitives

The Cortex-M3 instruction set includes pairs of synchronization primitives which provide a non-blocking mechanism that a thread or process can use to obtain exclusive access to a memory location. Software can use these primitives to perform a guaranteed read-modify-write memory update sequence or for a semaphore mechanism.

A pair of synchronization primitives consists of:

- A Load-Exclusive instruction, which is used to read the value of a memory location and requests exclusive access to that location.
- A Store-Exclusive instruction, which is used to attempt to write to the same memory location and returns a status bit to a register. If this status bit is clear, it indicates that the thread or process gained exclusive access to the memory and the write succeeds; if this status bit is set, it indicates that the thread or process did not gain exclusive access to the memory and no write was performed.

The pairs of Load-Exclusive and Store-Exclusive instructions are:

- The word instructions LDREX and STREX
- The halfword instructions LDREXH and STREXH
- The byte instructions LDREXB and STREXB

Software must use a Load-Exclusive instruction with the corresponding Store-Exclusive instruction.

To perform an exclusive read-modify-write of a memory location, software must:

- 1. Use a Load-Exclusive instruction to read the value of the location.
- 2. Modify the value, as required.
- 3. Use a Store-Exclusive instruction to attempt to write the new value back to the memory location.
- 4. Test the returned status bit.

If the status bit is clear, the read-modify-write completed successfully. If the status bit is set, no write was performed, which indicates that the value returned at step 1 might be out of date. The software must retry the entire read-modify-write sequence.

Software can use the synchronization primitives to implement a semaphore as follows:

- **1.** Use a Load-Exclusive instruction to read from the semaphore address to check whether the semaphore is free.
- **2.** If the semaphore is free, use a Store-Exclusive to write the claim value to the semaphore address.
- **3.** If the returned status bit from step 2 indicates that the Store-Exclusive succeeded, then the software has claimed the semaphore. However, if the Store-Exclusive failed, another process might have claimed the semaphore after the software performed step 1.

The Cortex-M3 includes an exclusive access monitor that tags the fact that the processor has executed a Load-Exclusive instruction. The processor removes its exclusive access tag if:

- It executes a CLREX instruction.
- It executes a Store-Exclusive instruction, regardless of whether the write succeeds.
- An exception occurs, which means the processor can resolve semaphore conflicts between different threads.

For more information about the synchronization primitive instructions, see the Cortex<sup>™</sup>-M3/M4 Instruction Set Technical User's Manual.

# 2.5 Exception Model

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions in Handler Mode. The processor state is automatically stored to the stack on an exception and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, enabling efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 2-8 on page 69 lists all exception types. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 22 interrupts (listed in Table 2-9 on page 70).

Priorities on the system handlers are set with the NVIC **System Handler Priority n (SYSPRIn)** registers. Interrupts are enabled through the NVIC **Interrupt Set Enable n (ENn)** register and prioritized with the NVIC **Interrupt Priority n (PRIn)** registers. Priorities can be grouped by splitting priority levels into preemption priorities and subpriorities. All the interrupt registers are described in "Nested Vectored Interrupt Controller (NVIC)" on page 83.

Internally, the highest user-programmable priority (0) is treated as fourth priority, after a Reset, Non-Maskable Interrupt (NMI), and a Hard Fault, in that order. Note that 0 is the default priority for all the programmable priorities.

Important: After a write to clear an interrupt source, it may take several processor cycles for the NVIC to see the interrupt source de-assert. Thus if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while the NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This situation can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer).

See "Nested Vectored Interrupt Controller (NVIC)" on page 83 for more information on exceptions and interrupts.

### 2.5.1 Exception States

Each exception is in one of the following states:

- **Inactive.** The exception is not active and not pending.
- Pending. The exception is waiting to be serviced by the processor. An interrupt request from a peripheral or from software can change the state of the corresponding interrupt to pending.
- Active. An exception that is being serviced by the processor but has not completed.
  - **Note:** An exception handler can interrupt the execution of another exception handler. In this case, both exceptions are in the active state.
- Active and Pending. The exception is being serviced by the processor, and there is a pending exception from the same source.

#### 2.5.2 Exception Types

The exception types are:

- Reset. Reset is invoked on power up or a warm reset. The exception model treats reset as a special form of exception. When reset is asserted, the operation of the processor stops, potentially at any point in an instruction. When reset is deasserted, execution restarts from the address provided by the reset entry in the vector table. Execution restarts as privileged execution in Thread mode.
- NMI. A non-maskable Interrupt (NMI) can be signaled using the NMI signal or triggered by software using the Interrupt Control and State (INTCTRL) register. This exception has the highest priority other than reset. NMI is permanently enabled and has a fixed priority of -2. NMIs cannot be masked or prevented from activation by any other exception or preempted by any exception other than reset.
- Hard Fault. A hard fault is an exception that occurs because of an error during exception processing, or because an exception cannot be managed by any other exception mechanism. Hard faults have a fixed priority of -1, meaning they have higher priority than any exception with configurable priority.
- Memory Management Fault. A memory management fault is an exception that occurs because of a memory protection related fault, including access violation and no match. The MPU or the fixed memory protection constraints determine this fault, for both instruction and data memory transactions. This fault is used to abort instruction accesses to Execute Never (XN) memory regions, even if the MPU is disabled.
- Bus Fault. A bus fault is an exception that occurs because of a memory-related fault for an
  instruction or data memory transaction such as a prefetch fault or a memory access fault. This
  fault can be enabled or disabled.
- Usage Fault. A usage fault is an exception that occurs because of a fault related to instruction execution, such as:
  - An undefined instruction
  - An illegal unaligned access
  - Invalid state on instruction execution

– An error on exception return

An unaligned address on a word or halfword memory access or division by zero can cause a usage fault when the core is properly configured.

- SVCall. A supervisor call (SVC) is an exception that is triggered by the SVC instruction. In an OS environment, applications can use SVC instructions to access OS kernel functions and device drivers.
- Debug Monitor. This exception is caused by the debug monitor (when not halting). This exception is only active when enabled. This exception does not activate if it is a lower priority than the current activation.
- PendSV. PendSV is a pendable, interrupt-driven request for system-level service. In an OS environment, use PendSV for context switching when no other exception is active. PendSV is triggered using the Interrupt Control and State (INTCTRL) register.
- SysTick. A SysTick exception is an exception that the system timer generates when it reaches zero when it is enabled to generate an interrupt. Software can also generate a SysTick exception using the Interrupt Control and State (INTCTRL) register. In an OS environment, the processor can use this exception as system tick.
- Interrupt (IRQ). An interrupt, or IRQ, is an exception signaled by a peripheral or generated by a software request and fed through the NVIC (prioritized). All interrupts are asynchronous to instruction execution. In the system, peripherals use interrupts to communicate with the processor. Table 2-9 on page 70 lists the interrupts on the LM3S328 controller.

For an asynchronous exception, other than reset, the processor can execute another instruction between when the exception is triggered and when the processor enters the exception handler.

Privileged software can disable the exceptions that Table 2-8 on page 69 shows as having configurable priority (see the **SYSHNDCTRL** register on page 118 and the **DISO** register on page 97).

For more information about hard faults, memory management faults, bus faults, and usage faults, see "Fault Handling" on page 74.

Exception Type	Vector Number	Priority <sup>a</sup>	Vector Address or Offset <sup>b</sup>	Activation
-	0	-	0x0000.0000	Stack top is loaded from the first entry of the vector table on reset.
Reset	1	-3 (highest)	0x0000.0004	Asynchronous
Non-Maskable Interrupt (NMI)	2	-2	0x0000.0008	Asynchronous
Hard Fault	3	-1	0x0000.000C	-
Memory Management	4	programmable <sup>c</sup>	0x0000.0010	Synchronous
Bus Fault	5	programmable <sup>c</sup>	0x0000.0014	Synchronous when precise and asynchronous when imprecise
Usage Fault	6	programmable <sup>c</sup>	0x0000.0018	Synchronous
-	7-10	-	-	Reserved
SVCall	11	programmable <sup>c</sup>	0x0000.002C	Synchronous
Debug Monitor	12	programmable <sup>c</sup>	0x0000.0030	Synchronous
-	13	-	-	Reserved

#### Table 2-8. Exception Types

#### Table 2-8. Exception Types (continued)

Exception Type	Vector Number	Priority <sup>a</sup>	Vector Address or Offset <sup>b</sup>	Activation
PendSV	14	programmable <sup>c</sup>	0x0000.0038	Asynchronous
SysTick	15	programmable <sup>c</sup>	0x0000.003C	Asynchronous
Interrupts	16 and above	programmable <sup>d</sup>	0x0000.0040 and above	Asynchronous

a. 0 is the default priority for all the programmable priorities.

b. See "Vector Table" on page 71.

c. See SYSPRI1 on page 115.

d. See **PRIn** registers on page 101.

#### Table 2-9. Interrupts

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Vector Address or Offset	Description
0-15	-	0x0000.0000 - 0x0000.003C	Processor exceptions
16	0	0x0000.0040	GPIO Port A
17	1	0x0000.0044	GPIO Port B
18	2	0x0000.0048	GPIO Port C
19	3	0x0000.004C	GPIO Port D
20	4	0x0000.0050	GPIO Port E
21	5	0x0000.0054	UART0
22	6	0x0000.0058	UART1
23	7	0x0000.005C	SSI0
24	8	0x0000.0060	l <sup>2</sup> C0
25-29	9-13	-	Reserved
30	14	0x0000.0078	ADC0 Sequence 0
31	15	0x0000.007C	ADC0 Sequence 1
32	16	0x0000.0080	ADC0 Sequence 2
33	17	0x0000.0084	ADC0 Sequence 3
34	18	0x0000.0088	Watchdog Timer 0
35	19	0x0000.008C	Timer 0A
36	20	0x0000.0090	Timer 0B
37	21	0x0000.0094	Timer 1A
38	22	0x0000.0098	Timer 1B
39	23	0x0000.009C	Timer 2A
40	24	0x0000.00A0	Timer 2B
41-43	25-27	-	Reserved
44	28	0x0000.00B0	System Control
45	29	0x0000.00B4	Flash Memory Control

# 2.5.3 Exception Handlers

The processor handles exceptions using:

■ Interrupt Service Routines (ISRs). Interrupts (IRQx) are the exceptions handled by ISRs.

- **Fault Handlers.** Hard fault, memory management fault, usage fault, and bus fault are fault exceptions handled by the fault handlers.
- System Handlers. NMI, PendSV, SVCall, SysTick, and the fault exceptions are all system exceptions that are handled by system handlers.

#### 2.5.4 Vector Table

The vector table contains the reset value of the stack pointer and the start addresses, also called exception vectors, for all exception handlers. The vector table is constructed using the vector address or offset shown in Table 2-8 on page 69. Figure 2-6 on page 71 shows the order of the exception vectors in the vector table. The least-significant bit of each vector must be 1, indicating that the exception handler is Thumb code

#### Figure 2-6. Vector Table

Exception number	IRQ number	Offset	Vector
45	29	0x00B4	IRQ29
18 17 16 15 14 13 12 11 10	2 1 0 -1 -2	0x00B4 0x004C 0x0048 0x0044 0x0040 0x003C 0x0038	IRQ2 IRQ1 IRQ0 Systick PendSV Reserved Reserved for Debug SVCall
9 8 7			Reserved
6	-10	0x0018	Usage fault
5	-11	0x0018	Bus fault
4	-12	0x0014 0x0010	Memory management fault
3	-13	0x0010	Hard fault
2	-14	0x0000	NMI
1		0x0000	Reset
		0x0000	Initial SP value

On system reset, the vector table is fixed at address 0x0000.0000. Privileged software can write to the **Vector Table Offset (VTABLE)** register to relocate the vector table start address to a different memory location, in the range 0x0000.0100 to 0x3FFF.FF00 (see "Vector Table" on page 71). Note that when configuring the **VTABLE** register, the offset must be aligned on a 256-byte boundary.

# 2.5.5 Exception Priorities

As Table 2-8 on page 69 shows, all exceptions have an associated priority, with a lower priority value indicating a higher priority and configurable priorities for all exceptions except Reset, Hard fault, and NMI. If software does not configure any priorities, then all exceptions with a configurable priority have a priority of 0. For information about configuring exception priorities, see page 115 and page 101.

**Note:** Configurable priority values for the Stellaris implementation are in the range 0-7. This means that the Reset, Hard fault, and NMI exceptions, with fixed negative priority values, always have higher priority than any other exception.

For example, assigning a higher priority value to IRQ[0] and a lower priority value to IRQ[1] means that IRQ[1] has higher priority than IRQ[0]. If both IRQ[1] and IRQ[0] are asserted, IRQ[1] is processed before IRQ[0].

If multiple pending exceptions have the same priority, the pending exception with the lowest exception number takes precedence. For example, if both IRQ[0] and IRQ[1] are pending and have the same priority, then IRQ[0] is processed before IRQ[1].

When the processor is executing an exception handler, the exception handler is preempted if a higher priority exception occurs. If an exception occurs with the same priority as the exception being handled, the handler is not preempted, irrespective of the exception number. However, the status of the new interrupt changes to pending.

# 2.5.6 Interrupt Priority Grouping

To increase priority control in systems with interrupts, the NVIC supports priority grouping. This grouping divides each interrupt priority register entry into two fields:

- An upper field that defines the group priority
- A lower field that defines a subpriority within the group

Only the group priority determines preemption of interrupt exceptions. When the processor is executing an interrupt exception handler, another interrupt with the same group priority as the interrupt being handled does not preempt the handler.

If multiple pending interrupts have the same group priority, the subpriority field determines the order in which they are processed. If multiple pending interrupts have the same group priority and subpriority, the interrupt with the lowest IRQ number is processed first.

For information about splitting the interrupt priority fields into group priority and subpriority, see page 109.

# 2.5.7 Exception Entry and Return

Descriptions of exception handling use the following terms:

- Preemption. When the processor is executing an exception handler, an exception can preempt the exception handler if its priority is higher than the priority of the exception being handled. See "Interrupt Priority Grouping" on page 72 for more information about preemption by an interrupt. When one exception preempts another, the exceptions are called nested exceptions. See "Exception Entry" on page 73 more information.
- Return. Return occurs when the exception handler is completed, and there is no pending exception with sufficient priority to be serviced and the completed exception handler was not

handling a late-arriving exception. The processor pops the stack and restores the processor state to the state it had before the interrupt occurred. See "Exception Return" on page 74 for more information.

- Tail-Chaining. This mechanism speeds up exception servicing. On completion of an exception handler, if there is a pending exception that meets the requirements for exception entry, the stack pop is skipped and control transfers to the new exception handler.
- Late-Arriving. This mechanism speeds up preemption. If a higher priority exception occurs during state saving for a previous exception, the processor switches to handle the higher priority exception and initiates the vector fetch for that exception. State saving is not affected by late arrival because the state saved is the same for both exceptions. Therefore, the state saving continues uninterrupted. The processor can accept a late arriving exception until the first instruction of the exception handler of the original exception enters the execute stage of the processor. On return from the exception handler of the late-arriving exception, the normal tail-chaining rules apply.

#### 2.5.7.1 Exception Entry


Exception entry occurs when there is a pending exception with sufficient priority and either the processor is in Thread mode or the new exception is of higher priority than the exception being handled, in which case the new exception preempts the original exception.

When one exception preempts another, the exceptions are nested.

Sufficient priority means the exception has more priority than any limits set by the mask registers (see **PRIMASK** on page 55, **FAULTMASK** on page 56, and **BASEPRI** on page 57). An exception with less priority than this is pending but is not handled by the processor.

When the processor takes an exception, unless the exception is a tail-chained or a late-arriving exception, the processor pushes information onto the current stack. This operation is referred to as *stacking* and the structure of eight data words is referred to as *stack frame*.

#### Figure 2-7. Exception Stack Frame



Immediately after stacking, the stack pointer indicates the lowest address in the stack frame. Unless stack alignment is disabled, the stack frame is aligned to a double-word address. If the STKALIGN bit of the **Configuration Control (CCR)** register is set, stack align adjustment is performed during stacking.

The stack frame includes the return address, which is the address of the next instruction in the interrupted program. This value is restored to the **PC** at exception return so that the interrupted program resumes.

In parallel to the stacking operation, the processor performs a vector fetch that reads the exception handler start address from the vector table. When stacking is complete, the processor starts executing the exception handler. At the same time, the processor writes an EXC\_RETURN value to the LR, indicating which stack pointer corresponds to the stack frame and what operation mode the processor was in before the entry occurred.

If no higher-priority exception occurs during exception entry, the processor starts executing the exception handler and automatically changes the status of the corresponding pending interrupt to active.

If another higher-priority exception occurs during exception entry, known as late arrival, the processor starts executing the exception handler for this exception and does not change the pending status of the earlier exception.

#### 2.5.7.2 Exception Return

Exception return occurs when the processor is in Handler mode and executes one of the following instructions to load the EXC\_RETURN value into the **PC**:

- An LDM or POP instruction that loads the PC
- A BX instruction using any register
- An LDR instruction with the PC as the destination

EXC\_RETURN is the value loaded into the **LR** on exception entry. The exception mechanism relies on this value to detect when the processor has completed an exception handler. The lowest four bits of this value provide information on the return stack and processor mode. Table 2-10 on page 74 shows the EXC\_RETURN values with a description of the exception return behavior.

EXC\_RETURN bits 31:4 are all set. When this value is loaded into the **PC**, it indicates to the processor that the exception is complete, and the processor initiates the appropriate exception return sequence.

EXC_RETURN[31:0]	Description	
0xFFFF.FFF0	Reserved	
0xFFFF.FFF1	Return to Handler mode.	
	Exception return uses state from <b>MSP</b> .	
	Execution uses <b>MSP</b> after return.	
0xFFFF.FFF2 - 0xFFFF.FFF8	Reserved	
0xFFFF.FFF9	Return to Thread mode.	
	Exception return uses state from <b>MSP</b> .	
	Execution uses <b>MSP</b> after return.	
0xFFFF.FFFA - 0xFFFF.FFFC	Reserved	
0xFFFF.FFFD	Return to Thread mode.	
	Exception return uses state from <b>PSP</b> .	
	Execution uses <b>PSP</b> after return.	
0xFFFF.FFFE - 0xFFFF.FFFF	Reserved	

#### Table 2-10. Exception Return Behavior

## 2.6 Fault Handling

Faults are a subset of the exceptions (see "Exception Model" on page 67). The following conditions generate a fault:

- A bus error on an instruction fetch or vector table load or a data access.
- An internally detected error such as an undefined instruction or an attempt to change state with a BX instruction.
- Attempting to execute an instruction from a memory region marked as Non-Executable (XN).
- An MPU fault because of a privilege violation or an attempt to access an unmanaged region.

#### 2.6.1 Fault Types

Table 2-11 on page 75 shows the types of fault, the handler used for the fault, the corresponding fault status register, and the register bit that indicates the fault has occurred. See page 122 for more information about the fault status registers.

Fault	Handler	Fault Status Register	Bit Name
Bus error on a vector read	Hard fault	Hard Fault Status (HFAULTSTAT)	VECT
Fault escalated to a hard fault	Hard fault	Hard Fault Status (HFAULTSTAT)	FORCED
MPU or default memory mismatch on instruction access	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	IERR <sup>a</sup>
MPU or default memory mismatch on data access	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	DERR
MPU or default memory mismatch on exception stacking	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	MSTKE
MPU or default memory mismatch on exception unstacking	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	MUSTKE
Bus error during exception stacking	Bus fault	Bus Fault Status (BFAULTSTAT)	BSTKE
Bus error during exception unstacking	Bus fault	Bus Fault Status (BFAULTSTAT)	BUSTKE
Bus error during instruction prefetch	Bus fault	Bus Fault Status (BFAULTSTAT)	IBUS
Precise data bus error	Bus fault	Bus Fault Status (BFAULTSTAT)	PRECISE
Imprecise data bus error	Bus fault	Bus Fault Status (BFAULTSTAT)	IMPRE
Attempt to access a coprocessor	Usage fault	Usage Fault Status (UFAULTSTAT)	NOCP
Undefined instruction	Usage fault	Usage Fault Status (UFAULTSTAT)	UNDEF
Attempt to enter an invalid instruction set state <sup>b</sup>	Usage fault	Usage Fault Status (UFAULTSTAT)	INVSTAT
Invalid EXC_RETURN value	Usage fault	Usage Fault Status (UFAULTSTAT)	INVPC
Illegal unaligned load or store	Usage fault	Usage Fault Status (UFAULTSTAT)	UNALIGN
Divide by 0	Usage fault	Usage Fault Status (UFAULTSTAT)	DIV0

#### Table 2-11. Faults

a. Occurs on an access to an XN region even if the MPU is disabled.

b. Attempting to use an instruction set other than the Thumb instruction set, or returning to a non load-store-multiple instruction with ICI continuation.

## 2.6.2 Fault Escalation and Hard Faults

All fault exceptions except for hard fault have configurable exception priority (see **SYSPRI1** on page 115). Software can disable execution of the handlers for these faults (see **SYSHNDCTRL** on page 118).

Usually, the exception priority, together with the values of the exception mask registers, determines whether the processor enters the fault handler, and whether a fault handler can preempt another fault handler as described in "Exception Model" on page 67.

In some situations, a fault with configurable priority is treated as a hard fault. This process is called priority escalation, and the fault is described as *escalated to hard fault*. Escalation to hard fault occurs when:

- A fault handler causes the same kind of fault as the one it is servicing. This escalation to hard fault occurs because a fault handler cannot preempt itself because it must have the same priority as the current priority level.
- A fault handler causes a fault with the same or lower priority as the fault it is servicing. This situation happens because the handler for the new fault cannot preempt the currently executing fault handler.
- An exception handler causes a fault for which the priority is the same as or lower than the currently executing exception.
- A fault occurs and the handler for that fault is not enabled.

If a bus fault occurs during a stack push when entering a bus fault handler, the bus fault does not escalate to a hard fault. Thus if a corrupted stack causes a fault, the fault handler executes even though the stack push for the handler failed. The fault handler operates but the stack contents are corrupted.

**Note:** Only Reset and NMI can preempt the fixed priority hard fault. A hard fault can preempt any exception other than Reset, NMI, or another hard fault.

### 2.6.3 Fault Status Registers and Fault Address Registers

The fault status registers indicate the cause of a fault. For bus faults and memory management faults, the fault address register indicates the address accessed by the operation that caused the fault, as shown in Table 2-12 on page 76.

Handler	Status Register Name	Address Register Name	Register Description
Hard fault	Hard Fault Status (HFAULTSTAT)	-	page 128
, ,	Memory Management Fault Status	Memory Management Fault	page 122
fault	(MFAULTSTAT)	Address (MMADDR)	page 129
Bus fault	Bus Fault Status (BFAULTSTAT)		page 122
		(FAULTADDR)	page 130
Usage fault	Usage Fault Status (UFAULTSTAT)	-	page 122

Table 2-12. Fault Status and Fault Address Registers

### 2.6.4 Lockup

The processor enters a lockup state if a hard fault occurs when executing the NMI or hard fault handlers. When the processor is in the lockup state, it does not execute any instructions. The processor remains in lockup state until it is reset, an NMI occurs, or it is halted by a debugger.

**Note:** If the lockup state occurs from the NMI handler, a subsequent NMI does not cause the processor to leave the lockup state.

## 2.7 **Power Management**

The Cortex-M3 processor sleep modes reduce power consumption:

- Sleep mode stops the processor clock.
- Deep-sleep mode stops the system clock and switches off the PLL and Flash memory.

The SLEEPDEEP bit of the **System Control (SYSCTRL)** register selects which sleep mode is used (see page 111). For more information about the behavior of the sleep modes, see "System Control" on page 158.

This section describes the mechanisms for entering sleep mode and the conditions for waking up from sleep mode, both of which apply to Sleep mode and Deep-sleep mode.

## 2.7.1 Entering Sleep Modes

This section describes the mechanisms software can use to put the processor into one of the sleep modes.

The system can generate spurious wake-up events, for example a debug operation wakes up the processor. Therefore, software must be able to put the processor back into sleep mode after such an event. A program might have an idle loop to put the processor back to sleep mode.

#### 2.7.1.1 Wait for Interrupt

The wait for interrupt instruction, WFI, causes immediate entry to sleep mode unless the wake-up condition is true (see "Wake Up from WFI or Sleep-on-Exit" on page 78). When the processor executes a WFI instruction, it stops executing instructions and enters sleep mode. See the *Cortex*<sup>™</sup>-*M*3/*M*4 *Instruction Set Technical User's Manual* for more information.

#### 2.7.1.2 Wait for Event

The wait for event instruction, WFE, causes entry to sleep mode conditional on the value of a one-bit event register. When the processor executes a WFE instruction, it checks the event register. If the register is 0, the processor stops executing instructions and enters sleep mode. If the register is 1, the processor clears the register and continues executing instructions without entering sleep mode.

If the event register is 1, the processor must not enter sleep mode on execution of a WFE instruction. Typically, this situation occurs if an SEV instruction has been executed. Software cannot access this register directly.

See the Cortex<sup>™</sup>-M3/M4 Instruction Set Technical User's Manual for more information.

#### 2.7.1.3 Sleep-on-Exit

If the SLEEPEXIT bit of the **SYSCTRL** register is set, when the processor completes the execution of all exception handlers, it returns to Thread mode and immediately enters sleep mode. This mechanism can be used in applications that only require the processor to run when an exception occurs.

#### 2.7.2 Wake Up from Sleep Mode

The conditions for the processor to wake up depend on the mechanism that cause it to enter sleep mode.

#### 2.7.2.1 Wake Up from WFI or Sleep-on-Exit

Normally, the processor wakes up only when the NVIC detects an exception with sufficient priority to cause exception entry. Some embedded systems might have to execute system restore tasks after the processor wakes up and before executing an interrupt handler. Entry to the interrupt handler can be delayed by setting the PRIMASK bit and clearing the FAULTMASK bit. If an interrupt arrives that is enabled and has a higher priority than current exception priority, the processor wakes up but does not execute the interrupt handler until the processor clears PRIMASK. For more information about **PRIMASK** and **FAULTMASK**, see page 55 and page 56.

#### 2.7.2.2 Wake Up from WFE

The processor wakes up if it detects an exception with sufficient priority to cause exception entry.

In addition, if the SEVONPEND bit in the **SYSCTRL** register is set, any new pending interrupt triggers an event and wakes up the processor, even if the interrupt is disabled or has insufficient priority to cause exception entry. For more information about **SYSCTRL**, see page 111.

## 2.8 Instruction Set Summary

The processor implements a version of the Thumb instruction set. Table 2-13 on page 78 lists the supported instructions.

Note: In Table 2-13 on page 78:

- Angle brackets, <>, enclose alternative forms of the operand
- Braces, {}, enclose optional operands
- The Operands column is not exhaustive
- Op2 is a flexible second operand that can be either a register or a constant
- Most instructions can use an optional condition code suffix

For more information on the instructions and operands, see the instruction descriptions in the *Cortex*<sup>™</sup>-*M*3/*M*4 *Instruction Set Technical User's Manual*.

Mnemonic	Operands	Brief Description	Flags	
ADC, ADCS	{Rd,} Rn, Op2	Add with carry	N,Z,C,V	
ADD, ADDS	{Rd,} Rn, Op2	Add	N,Z,C,V	
ADD, ADDW	{Rd,} Rn , #imm12	Add	N,Z,C,V	
ADR	Rd, label	Load PC-relative address	-	
AND, ANDS	{Rd,} Rn, Op2	Logical AND	N,Z,C	
ASR, ASRS	Rd, Rm, <rs #n></rs #n>	Arithmetic shift right	N,Z,C	
В	label Branch		-	
BFC	Rd, #lsb, #width	Bit field clear	-	
BFI	Rd, Rn, #lsb, #width	Bit field insert	-	
BIC, BICS	{Rd,} Rn, Op2	Bit clear	N,Z,C	
ВКРТ	#imm	Breakpoint	-	
BL	label	Branch with link	-	
BLX	Rm	Branch indirect with link	-	
BX	Rm	Branch indirect	-	
CBNZ	Rn, label	Compare and branch if non-zero	-	

Table 2-13. Cortex-M3 Instruction Summary

Mnemonic	Operands	Brief Description	Flags
CBZ	Rn, label	Compare and branch if zero	-
CLREX	-	Clear exclusive	-
CLZ	Rd, Rm	Count leading zeros	-
CMN	Rn, Op2	Compare negative	N,Z,C,
СМР	Rn, Op2	Compare	N,Z,C,
CPSID	i	Change processor state, disable interrupts	-
CPSIE	i	Change processor state, enable interrupts	-
DMB	-	Data memory barrier	-
DSB	-	Data synchronization barrier	-
EOR, EORS	{Rd,} Rn, Op2	Exclusive OR	N,Z,C
ISB	-	Instruction synchronization barrier	-
IT	_	If-Then condition block	-
LDM	Rn{!}, reglist	Load multiple registers, increment after	-
LDMDB, LDMEA	Rn{!}, reglist	Load multiple registers, decrement before	-
LDMFD, LDMIA	Rn{!}, reglist	Load multiple registers, increment after	-
LDR	Rt, [Rn, #offset]	Load register with word	-
LDRB, LDRBT	Rt, [Rn, #offset]	Load register with byte	
LDRD	Rt, Rt2, [Rn, #offset]	Load register with two bytes	-
LDREX	Rt, [Rn, #offset]	Load register exclusive	-
LDREXB	Rt, [Rn]	Load register exclusive with byte	-
LDREXH	Rt, [Rn]	Load register exclusive with halfword	-
LDRH, LDRHT	Rt, [Rn, #offset]	Load register with halfword	-
LDRSB, LDRSBT	Rt, [Rn, #offset]	Load register with signed byte	-
LDRSH, LDRSHT	Rt, [Rn, #offset]	Load register with signed halfword	-
LDRT	Rt, [Rn, #offset]	Load register with word	-
LSL, LSLS	Rd, Rm, <rs #n=""  =""></rs>	Logical shift left	
LSR, LSRS	Rd, Rm, <rs #n></rs #n>	Logical shift right	
MLA	Rd, Rn, Rm, Ra	Multiply with accumulate, 32-bit result	-
MLS	Rd, Rn, Rm, Ra	Multiply and subtract, 32-bit result	
MOV, MOVS	Rd, Op2	Move	N,Z,C
MOV, MOVW	Rd, #imm16	Move 16-bit constant	N,Z,C

Move top

register

register

Move NOT

No operation Logical OR NOT

Multiply, 32-bit result

Move from special register to general

Move from general register to special

Table 2-13. Cortex-M3 Instruction Summary	(continued)
---	-------------

MOVT

MRS

MSR

NOP

MUL, MULS

MVN, MVNS

ORN, ORNS

Rd, #imm16

Rd, spec\_reg

spec\_reg, Rm

 $\{Rd,\}$  Rn, Rm

 $\{Rd,\}$  Rn, Op2

Rd, Op2

N,Z,C,V

N,Z

N,Z,C

N,Z,C

Mnemonic	Operands	Brief Description	Flags
ORR, ORRS	{Rd,} Rn, Op2	Logical OR	N,Z,C
POP	reglist	Pop registers from stack	-
PUSH	reglist	Push registers onto stack	-
RBIT	Rd, Rn	Reverse bits	-
REV	Rd, Rn	Reverse byte order in a word	-
REV16	Rd, Rn	Reverse byte order in each halfword	-
REVSH	Rd, Rn	Reverse byte order in bottom halfword and sign extend	-
ROR, RORS	Rd, Rm, <rs #n></rs #n>	Rotate right	N,Z,C
RRX, RRXS	Rd, Rm	Rotate right with extend	N,Z,C
RSB, RSBS	{Rd,} Rn, Op2	Reverse subtract	N,Z,C,V
SBC, SBCS	{Rd,} Rn, Op2	Subtract with carry	N,Z,C,V
SBFX	Rd, Rn, #lsb, #width	Signed bit field extract	-
SDIV	{Rd,} Rn, Rm	Signed divide	-
SEV	-	Send event	-
SMLAL	RdLo, RdHi, Rn, Rm	Signed multiply with accumulate (32x32+64), 64-bit result	-
SMULL	RdLo, RdHi, Rn, Rm	Signed multiply (32x32), 64-bit result	-
SSAT	Rd, #n, Rm {,shift #s}	Signed saturate	Q
STM	Rn{!}, reglist	Store multiple registers, increment after	-
STMDB, STMEA	Rn{!}, reglist	Store multiple registers, decrement before	-
STMFD, STMIA	Rn{!}, reglist	Store multiple registers, increment after	-
STR	Rt, [Rn {, #offset}]	Store register word	-
STRB, STRBT	Rt, [Rn {, #offset}]	Store register byte	-
STRD	Rt, Rt2, [Rn {, #offset}]	Store register two words	-
STREX	Rt, Rt, [Rn {, #offset}]	Store register exclusive	-
STREXB	Rd, Rt, [Rn]	Store register exclusive byte	-
STREXH	Rd, Rt, [Rn]	Store register exclusive halfword	-
STRH, STRHT	Rt, [Rn {, #offset}]	Store register halfword	-
STRSB, STRSBT	Rt, [Rn {, #offset}]	Store register signed byte	-
STRSH, STRSHT	Rt, [Rn {, #offset}]	Store register signed halfword	-
STRT	Rt, [Rn {, #offset}]	Store register word	-
SUB, SUBS	{Rd,} Rn, Op2	Subtract	N,Z,C,V
SUB, SUBW	{Rd,} Rn, #imm12	Subtract 12-bit constant N, z	
SVC	#imm	Supervisor call	-
SXTB	{Rd,} Rm {,ROR #n}	Sign extend a byte	-
SXTH	{Rd,} Rm {,ROR #n}	Sign extend a halfword -	
TBB	[Rn, Rm]	Table branch byte -	
TBH	[Rn, Rm, LSL #1]	Table branch halfword -	
TEQ	Rn, Op2	Test equivalence N, Z,	
TST	Rn, Op2	Test	N,Z,C

Table 2-13. Cortex-M3	Instruction Sum	nary (continued)
-----------------------	-----------------	------------------

Mnemonic	Operands	Brief Description	Flags
UBFX	Rd, Rn, #lsb, #width	Unsigned bit field extract	-
UDIV	{Rd,} Rn, Rm	Unsigned divide	-
UMLAL	RdLo, RdHi, Rn, Rm	Rn, Rm Unsigned multiply with accumulate (32x32+32), 64-bit result	
UMULL	RdLo, RdHi, Rn, Rm	Unsigned multiply (32x 2), 64-bit result	-
USAT	Rd, #n, Rm {,shift #s}	Unsigned Saturate	Q
UXTB	{Rd,} Rm, {,ROR #n}	Zero extend a Byte	
UXTH	{Rd,} Rm, {,ROR #n}	Zero extend a Halfword	
WFE	-	Wait for event	-
WFI	-	Wait for interrupt	-

Table 2-13. Cortex-M3 Instruction Summary (continued)

# **3 Cortex-M3 Peripherals**

This chapter provides information on the Stellaris<sup>®</sup> implementation of the Cortex-M3 processor peripherals, including:

SysTick (see page 82)

Provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism.

- Nested Vectored Interrupt Controller (NVIC) (see page 83)
  - Facilitates low-latency exception and interrupt handling
  - Controls power management
  - Implements system control registers
- System Control Block (SCB) (see page 85)

Provides system implementation information and system control, including configuration, control, and reporting of system exceptions.

Memory Protection Unit (MPU) (see page 85)

Supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

Table 3-1 on page 82 shows the address map of the Private Peripheral Bus (PPB). Some peripheral register regions are split into two address regions, as indicated by two addresses listed.

Address	Core Peripheral	Description (see page)
0xE000.E010-0xE000.E01F	System Timer	82
0xE000.E100-0xE000.E4EF	Nested Vectored Interrupt Controller	83
0xE000.EF00-0xE000.EF03		
0xE000.ED00-0xE000.ED3F	System Control Block	85
0xE000.ED90-0xE000.EDB8	Memory Protection Unit	85

#### Table 3-1. Core Peripheral Register Regions

## 3.1 Functional Description

This chapter provides information on the Stellaris implementation of the Cortex-M3 processor peripherals: SysTick, NVIC, SCB and MPU.

### 3.1.1 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick, which provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example as:

- An RTOS tick timer that fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.

- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter used to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNT bit in the STCTRL control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

The timer consists of three registers:

- SysTick Control and Status (STCTRL): A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- SysTick Reload Value (STRELOAD): The reload value for the counter, used to provide the counter's wrap value.
- SysTick Current Value (STCURRENT): The current value of the counter.

When enabled, the timer counts down on each clock from the reload value to zero, reloads (wraps) to the value in the **STRELOAD** register on the next clock edge, then decrements on subsequent clocks. Clearing the **STRELOAD** register disables the counter on the next wrap. When the counter reaches zero, the COUNT status bit is set. The COUNT bit clears on reads.

Writing to the **STCURRENT** register clears the register and the COUNT status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

The SysTick counter runs on the system clock. If this clock signal is stopped for low power mode, the SysTick counter stops. Ensure software uses aligned word accesses to access the SysTick registers.

Note: When the processor is halted for debugging, the counter does not decrement.

#### 3.1.2 Nested Vectored Interrupt Controller (NVIC)

This section describes the Nested Vectored Interrupt Controller (NVIC) and the registers it uses. The NVIC supports:

- 22 interrupts.
- A programmable priority level of 0-7 for each interrupt. A higher level corresponds to a lower priority, so level 0 is the highest interrupt priority.
- Low-latency exception and interrupt handling.
- Level and pulse detection of interrupt signals.
- Dynamic reprioritization of interrupts.
- Grouping of priority values into group priority and subpriority fields.
- Interrupt tail-chaining.
- An external Non-maskable interrupt (NMI).

The processor automatically stacks its state on exception entry and unstacks this state on exception exit, with no instruction overhead, providing low latency exception handling.

#### 3.1.2.1 Level-Sensitive and Pulse Interrupts

The processor supports both level-sensitive and pulse interrupts. Pulse interrupts are also described as edge-triggered interrupts.

A level-sensitive interrupt is held asserted until the peripheral deasserts the interrupt signal. Typically this happens because the ISR accesses the peripheral, causing it to clear the interrupt request. A pulse interrupt is an interrupt signal sampled synchronously on the rising edge of the processor clock. To ensure the NVIC detects the interrupt, the peripheral must assert the interrupt signal for at least one clock cycle, during which the NVIC detects the pulse and latches the interrupt.

When the processor enters the ISR, it automatically removes the pending state from the interrupt (see "Hardware and Software Control of Interrupts" on page 84 for more information). For a level-sensitive interrupt, if the signal is not deasserted before the processor returns from the ISR, the interrupt becomes pending again, and the processor must execute its ISR again. As a result, the peripheral can hold the interrupt signal asserted until it no longer needs servicing.

#### 3.1.2.2 Hardware and Software Control of Interrupts

The Cortex-M3 latches all interrupts. A peripheral interrupt becomes pending for one of the following reasons:

- The NVIC detects that the interrupt signal is High and the interrupt is not active.
- The NVIC detects a rising edge on the interrupt signal.
- Software writes to the corresponding interrupt set-pending register bit, or to the Software Trigger Interrupt (SWTRIG) register to make a Software-Generated Interrupt pending. See the INT bit in the PEND0 register on page 98 or SWTRIG on page 103.

A pending interrupt remains pending until one of the following:

- The processor enters the ISR for the interrupt, changing the state of the interrupt from pending to active. Then:
  - For a level-sensitive interrupt, when the processor returns from the ISR, the NVIC samples the interrupt signal. If the signal is asserted, the state of the interrupt changes to pending, which might cause the processor to immediately re-enter the ISR. Otherwise, the state of the interrupt changes to inactive.
  - For a pulse interrupt, the NVIC continues to monitor the interrupt signal, and if this is pulsed the state of the interrupt changes to pending and active. In this case, when the processor returns from the ISR the state of the interrupt changes to pending, which might cause the processor to immediately re-enter the ISR.

If the interrupt signal is not pulsed while the processor is in the ISR, when the processor returns from the ISR the state of the interrupt changes to inactive.

- Software writes to the corresponding interrupt clear-pending register bit
  - For a level-sensitive interrupt, if the interrupt signal is still asserted, the state of the interrupt does not change. Otherwise, the state of the interrupt changes to inactive.

- For a pulse interrupt, the state of the interrupt changes to inactive, if the state was pending or to active, if the state was active and pending.

## 3.1.3 System Control Block (SCB)

The System Control Block (SCB) provides system implementation information and system control, including configuration, control, and reporting of the system exceptions.

### 3.1.4 Memory Protection Unit (MPU)

This section describes the Memory protection unit (MPU). The MPU divides the memory map into a number of regions and defines the location, size, access permissions, and memory attributes of each region. The MPU supports independent attribute settings for each region, overlapping regions, and export of memory attributes to the system.

The memory attributes affect the behavior of memory accesses to the region. The Cortex-M3 MPU defines eight separate memory regions, 0-7, and a background region.

When memory regions overlap, a memory access is affected by the attributes of the region with the highest number. For example, the attributes for region 7 take precedence over the attributes of any region that overlaps region 7.

The background region has the same memory access attributes as the default memory map, but is accessible from privileged software only.

The Cortex-M3 MPU memory map is unified, meaning that instruction accesses and data accesses have the same region settings.

If a program accesses a memory location that is prohibited by the MPU, the processor generates a memory management fault, causing a fault exception and possibly causing termination of the process in an OS environment. In an OS environment, the kernel can update the MPU region setting dynamically based on the process to be executed. Typically, an embedded OS uses the MPU for memory protection.

Configuration of MPU regions is based on memory types (see "Memory Regions, Types and Attributes" on page 60 for more information).

Table 3-2 on page 85 shows the possible MPU region attributes. See the section called "MPU Configuration for a Stellaris Microcontroller" on page 89 for guidelines for programming a microcontroller implementation.

Memory Type	Description	
Strongly Ordered	All accesses to Strongly Ordered memory occur in program order.	
Device	Memory-mapped peripherals	
Normal	Normal memory	

Table 3-2. Memory Attributes Summary

To avoid unexpected behavior, disable the interrupts before updating the attributes of a region that the interrupt handlers might access.

Ensure software uses aligned accesses of the correct size to access MPU registers:

- Except for the MPU Region Attribute and Size (MPUATTR) register, all MPU registers must be accessed with aligned word accesses.
- The **MPUATTR** register can be accessed with byte or aligned halfword or word accesses.

The processor does not support unaligned accesses to MPU registers.

When setting up the MPU, and if the MPU has previously been programmed, disable unused regions to prevent any previous region settings from affecting the new MPU setup.

#### 3.1.4.1 Updating an MPU Region

To update the attributes for an MPU region, the **MPU Region Number (MPUNUMBER)**, **MPU Region Base Address (MPUBASE)** and **MPUATTR** registers must be updated. Each register can be programmed separately or with a multiple-word write to program all of these registers. You can use the **MPUBASEx** and **MPUATTRx** aliases to program up to four regions simultaneously using an STM instruction.

#### Updating an MPU Region Using Separate Words

This example simple code configures one region:

```
; R1 = region number
; R2 = size/enable
; R3 = attributes
; R4 = address
LDR R0,=MPUNUMBER ; 0xE000ED98, MPU region number register
STR R1, [R0, #0x0] ; Region Number
STR R4, [R0, #0x4] ; Region Base Address
STRH R2, [R0, #0x8] ; Region Size and Enable
STRH R3, [R0, #0xA] ; Region Attribute
```

Disable a region before writing new region settings to the MPU if you have previously enabled the region being changed. For example:

```
; R1 = region number
; R2 = size/enable
; R3 = attributes
; R4 = address
                        ; 0xE000ED98, MPU region number register
; Region Number
LDR R0,=MPUNUMBER
STR R1, [R0, #0x0]
BIC R2, R2, #1
                           ; Disable
STRH R2, [R0, #0x8]
STR R4, [R0, #0x4]
STRH R3, [R0, #0xA]
                           ; Region Size and Enable
                           ; Region Base Address
                           ; Region Attribute
ORR R2, #1
                            ; Enable
STRH R2, [R0, #0x8]
                           ; Region Size and Enable
```

Software must use memory barrier instructions:

- Before MPU setup, if there might be outstanding memory transfers, such as buffered writes, that might be affected by the change in MPU settings.
- After MPU setup, if it includes memory transfers that must use the new MPU settings.

However, memory barrier instructions are not required if the MPU setup process starts by entering an exception handler, or is followed by an exception return, because the exception entry and exception return mechanism cause memory barrier behavior.

Software does not need any memory barrier instructions during MPU setup, because it accesses the MPU through the Private Peripheral Bus (PPB), which is a Strongly Ordered memory region.

For example, if all of the memory access behavior is intended to take effect immediately after the programming sequence, then a DSB instruction and an ISB instruction should be used. A DSB is required after changing MPU settings, such as at the end of context switch. An ISB is required if the code that programs the MPU region or regions is entered using a branch or call. If the programming sequence is entered using a return from exception, or by taking an exception, then an ISB is not required.

#### Updating an MPU Region Using Multi-Word Writes

The MPU can be programmed directly using multi-word writes, depending how the information is divided. Consider the following reprogramming:

```
; R1 = region number
; R2 = address
; R3 = size, attributes in one
LDR R0, =MPUNUMBER ; 0xE000ED98, MPU region number register
STR R1, [R0, #0x0] ; Region Number
STR R2, [R0, #0x4] ; Region Base Address
STR R3, [R0, #0x8] ; Region Attribute, Size and Enable
```

An STM instruction can be used to optimize this:

```
; R1 = region number
; R2 = address
; R3 = size, attributes in one
LDR R0, =MPUNUMBER ; 0xE000ED98, MPU region number register
STM R0, {R1-R3} ; Region number, address, attribute, size and enable
```

This operation can be done in two words for pre-packed information, meaning that the **MPU Region Base Address (MPUBASE)** register (see page 135) contains the required region number and has the VALID bit set. This method can be used when the data is statically packed, for example in a boot loader:

#### Subregions


Regions of 256 bytes or more are divided into eight equal-sized subregions. Set the corresponding bit in the SRD field of the **MPU Region Attribute and Size (MPUATTR)** register (see page 137) to disable a subregion. The least-significant bit of the SRD field controls the first subregion, and the most-significant bit controls the last subregion. Disabling a subregion means another region overlapping the disabled range matches instead. If no other enabled region overlaps the disabled subregion, the MPU issues a fault.

Regions of 32, 64, and 128 bytes do not support subregions. With regions of these sizes, the SRD field must be configured to  $0 \times 00$ , otherwise the MPU behavior is unpredictable.

#### Example of SRD Use

Two regions with the same base address overlap. Region one is 128 KB, and region two is 512 KB. To ensure the attributes from region one apply to the first 128 KB region, configure the SRD field for region two to 0x03 to disable the first two subregions, as Figure 3-1 on page 88 shows.

#### Figure 3-1. SRD Use Example



#### 3.1.4.2 MPU Access Permission Attributes

The access permission bits, TEX, S, C, B, AP, and XN of the **MPUATTR** register, control access to the corresponding memory region. If an access is made to an area of memory without the required permissions, then the MPU generates a permission fault.

Table 3-3 on page 88 shows the encodings for the TEX, C, B, and S access permission bits. All encodings are shown for completeness, however the current implementation of the Cortex-M3 does not support the concept of cacheability or shareability. Refer to the section called "MPU Configuration for a Stellaris Microcontroller" on page 89 for information on programming the MPU for Stellaris implementations.

TEX	S	С	В	Memory Type	Shareability	Other Attributes
000b	x <sup>a</sup>	0	0	Strongly Ordered	Shareable	-
000	x <sup>a</sup>	0	1	Device	Shareable	-
000	0	1	0	Normal	Not shareable	
000	1	1	0	Normal	Shareable	Outer and inner
000	0	1	1	Normal	Not shareable	write-through. No write allocate.
000	1	1	1	Normal	Shareable	
001	0	0	0	Normal	Not shareable	Outer and inner
001	1	0	0	Normal	Shareable	noncacheable.
001	x <sup>a</sup>	0	1	Reserved encoding	-	-
001	x <sup>a</sup>	1	0	Reserved encoding	-	-
001	0	1	1	Normal	Not shareable	Outer and inner
001	1	1	1	Normal	Shareable	write-back. Write and read allocate.
010	x <sup>a</sup>	0	0	Device	Not shareable	Nonshared Device.
010	x <sup>a</sup>	0	1	Reserved encoding	-	-
010	x <sup>a</sup>	1	xa	Reserved encoding	-	-

Table 3-3. TEX, S, C, and B Bit Field Encoding

TEX	S	С	В	Memory Type	Shareability	Other Attributes
1BB	0	A	A	Normal	Not shareable	Cached memory (BB =
1BB	1	A A Normal		Normal	Shareable	outer policy, AA = inner policy).
						See Table 3-4 for the encoding of the AA and BB bits.

Table 3-3. The	EX, S, C,	and B Bit	<b>Field Encoding</b>	(continued)
----------------	-----------	-----------	-----------------------	-------------

a. The MPU ignores the value of this bit.

Table 3-4 on page 89 shows the cache policy for memory attribute encodings with a TEX value in the range of 0x4-0x7.

Table 3-4. Cache Policy for Memory Attribute Encoding

Encoding, AA or BB	Corresponding Cache Policy
00	Non-cacheable
01	Write back, write and read allocate
10	Write through, no write allocate
11	Write back, no write allocate

Table 3-5 on page 89 shows the AP encodings in the **MPUATTR** register that define the access permissions for privileged and unprivileged software.

Table 3-5. AP Bit Field Encoding

AP Bit Field	Privileged Permissions	Unprivileged Permissions	Description
000	No access	No access	All accesses generate a permission fault.
001	R/W	No access	Access from privileged software only.
010	R/W	RO	Writes by unprivileged software generate a permission fault.
011	R/W	R/W	Full access.
100	Unpredictable	Unpredictable	Reserved.
101	RO	No access	Reads by privileged software only.
110	RO	RO	Read-only, by privileged or unprivileged software.
111	RO	RO	Read-only, by privileged or unprivileged software.

#### MPU Configuration for a Stellaris Microcontroller

Stellaris microcontrollers have only a single processor and no caches. As a result, the MPU should be programmed as shown in Table 3-6 on page 89.

#### Table 3-6. Memory Region Attributes for Stellaris Microcontrollers

Memory Region	TEX	S	С	В	Memory Type and Attributes
Flash memory	000b	0	1	0	Normal memory, non-shareable, write-through
Internal SRAM	000b	1	1	0	Normal memory, shareable, write-through
External SRAM	000b	1	1	1	Normal memory, shareable, write-back, write-allocate
Peripherals	000b	1	0	1	Device memory, shareable

In current Stellaris microcontroller implementations, the shareability and cache policy attributes do not affect the system behavior. However, using these settings for the MPU regions can make the application code more portable. The values given are for typical situations.

#### 3.1.4.3 MPU Mismatch

When an access violates the MPU permissions, the processor generates a memory management fault (see "Exceptions and Interrupts" on page 59 for more information). The **MFAULTSTAT** register indicates the cause of the fault. See page 122 for more information.

## 3.2 Register Map

Table 3-7 on page 90 lists the Cortex-M3 Peripheral SysTick, NVIC, MPU and SCB registers. The offset listed is a hexadecimal increment to the register's address, relative to the Core Peripherals base address of 0xE000.E000.

**Note:** Register spaces that are not used are reserved for future or internal use. Software should not modify any reserved memory address.

Offset	Name	Туре	Reset	Description	See page
System T	imer (SysTick) Registers				
0x010	STCTRL	R/W	0x0000.0000	SysTick Control and Status Register	92
0x014	STRELOAD	R/W	0x0000.0000	SysTick Reload Value Register	94
0x018	STCURRENT	R/WC	0x0000.0000	SysTick Current Value Register	95
Nested V	ectored Interrupt Control	ler (NVIC)	Registers		
0x100	EN0	R/W	0x0000.0000	Interrupt 0-29 Set Enable	96
0x180	DISO	R/W	0x0000.0000	Interrupt 0-29 Clear Enable	97
0x200	PEND0	R/W	0x0000.0000	Interrupt 0-29 Set Pending	98
0x280	UNPEND0	R/W	0x0000.0000	Interrupt 0-29 Clear Pending	99
0x300	ACTIVE0	RO	0x0000.0000	Interrupt 0-29 Active Bit	100
0x400	PRI0	R/W	0x0000.0000	Interrupt 0-3 Priority	101
0x404	PRI1	R/W	0x0000.0000	Interrupt 4-7 Priority	101
0x408	PRI2	R/W	0x0000.0000	Interrupt 8-11 Priority	101
0x40C	PRI3	R/W	0x0000.0000	Interrupt 12-15 Priority	101
0x410	PRI4	R/W	0x0000.0000	Interrupt 16-19 Priority	101
0x414	PRI5	R/W	0x0000.0000	Interrupt 20-23 Priority	101
0x418	PRI6	R/W	0x0000.0000	Interrupt 24-27 Priority	101
0x41C	PRI7	R/W	0x0000.0000	Interrupt 28-29 Priority	101
0xF00	SWTRIG	WO	0x0000.0000	Software Trigger Interrupt	103

Table 3-7. Peripherals Register Map

Offset	Name	Туре	Reset	Description	See page		
System C	ontrol Block (SCB) Re	egisters					
0xD00	CPUID	RO	0x410F.C231	CPU ID Base	104		
0xD04	INTCTRL	R/W 0x0000.0000 Interrupt Control and State					
0xD08	VTABLE	R/W	0x0000.0000	Vector Table Offset	108		
0xD0C	APINT	R/W	0xFA05.0000	Application Interrupt and Reset Control	109		
0xD10	SYSCTRL	R/W	0x0000.0000	System Control	111		
0xD14	CFGCTRL	R/W	0x0000.0000	Configuration and Control	113		
0xD18	SYSPRI1	R/W	0x0000.0000	System Handler Priority 1	115		
0xD1C	SYSPRI2	R/W	0x0000.0000	System Handler Priority 2	116		
0xD20	SYSPRI3	R/W	0x0000.0000	System Handler Priority 3	117		
0xD24	SYSHNDCTRL	R/W	0x0000.0000	System Handler Control and State	118		
0xD28	FAULTSTAT	R/W1C	0x0000.0000	Configurable Fault Status	122		
0xD2C	HFAULTSTAT	R/W1C	0x0000.0000	Hard Fault Status	128		
0xD34	MMADDR	R/W	-	Memory Management Fault Address	129		
0xD38	FAULTADDR	R/W	-	Bus Fault Address	130		
Memory F	Protection Unit (MPU)	Registers					
0xD90	MPUTYPE	RO	0x0000.0800	МРИ Туре	131		
0xD94	MPUCTRL	R/W	0x0000.0000	MPU Control	132		
0xD98	MPUNUMBER	R/W	0x0000.0000	MPU Region Number	134		
0xD9C	MPUBASE	R/W	0x0000.0000	MPU Region Base Address	135		
0xDA0	MPUATTR	R/W	0x0000.0000	MPU Region Attribute and Size	137		
0xDA4	MPUBASE1	R/W	0x0000.0000	MPU Region Base Address Alias 1	135		
0xDA8	MPUATTR1	R/W	0x0000.0000	MPU Region Attribute and Size Alias 1	137		
0xDAC	MPUBASE2	R/W	0x0000.0000	MPU Region Base Address Alias 2	135		
0xDB0	MPUATTR2	R/W	0x0000.0000	MPU Region Attribute and Size Alias 2	137		
0xDB4	MPUBASE3	R/W	0x0000.0000	MPU Region Base Address Alias 3	135		
0xDB8	MPUATTR3	R/W 0x0000.0000 MPU Region Attribute and Size Alias 3					

# 3.3 System Timer (SysTick) Register Descriptions

This section lists and describes the System Timer registers, in numerical order by address offset.

## Register 1: SysTick Control and Status Register (STCTRL), offset 0x010

**Note:** This register can only be accessed from privileged mode.

The SysTick **STCTRL** register enables the SysTick features.

#### SysTick Control and Status Register (STCTRL)

Base 0xE000.E000 Offset 0x010 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•		•					reserved							I	COUNT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	1		1	r – – – – –		-	reserved		ſ	· ·	1	1 1	-	CLK_SRC	INTEN	ENABLE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:17		reserv	ved	R	0	0x000	x000 Software should not rely on the value of a reser compatibility with future products, the value of a preserved across a read-modify-write operation						f a reserv		
	16		COU	NT	R	0	0	Cou	nt Flag							
								Valu	le	Descrip	otion					
								0		•	sTick tim was rea		ot count	ed to 0 sir	nce the I	ast time
								1		•	sTick tin was rea		ounted	to 0 since	e the las	t time
								This bit is cleared by a read of the register or if the <b>STCUR</b> is written with any value. If read by the debugger using the DAP, this bit is cleared MasterType bit in the <b>AHB-AP Control Register</b> is cle the COUNT bit is not changed by the debugger read. See Debug Interface V5 Architecture Specification for more in MasterType.						ed only i lear. Ot ee the A	f the herwise, <i>RM</i> ®	
	15:3		reserv	ved	R	0	0x000	com	patibility	with futu	ure prod		value o	erved bit f a reserv on.		
	2		CLK_S	SRC	R/	W	0	Cloc	k Sourc	е						
								Valu	ue Desc	ription						
								0		rnal refei		ock. (Not	implem	ented for	most S	tellaris
								1		em clock						
												ce clock i operate.	s not im	plemente	ed, this l	oit must

Bit/Field	Name	Туре	Reset	Description	on
1	INTEN	R/W	0	Interrupt	Enable
				Value	Description
				0	Interrupt generation is disabled. Software can use the COUNT bit to determine if the counter has ever reached 0.
				1	An interrupt is generated to the NVIC when SysTick counts to 0.
0	ENABLE	R/W	0	Enable	
				Value	Description
				0	The counter is disabled.
				1	Enables SysTick to operate in a multi-shot way. That is, the counter loads the RELOAD value and begins counting down. On reaching 0, the COUNT bit is set and an interrupt is generated if enabled by INTEN. The counter then loads the RELOAD value again and begins counting.

SysTick Reload Value Register (STRELOAD)

### Register 2: SysTick Reload Value Register (STRELOAD), offset 0x014

Note: This register can only be accessed from privileged mode.

The **STRELOAD** register specifies the start value to load into the **SysTick Current Value** (**STCURRENT**) register when the counter reaches 0. The start value can be between 0x1 and 0x00FF.FFFF. A start value of 0 is possible but has no effect because the SysTick interrupt and the COUNT bit are activated when counting from 1 to 0.

SysTick can be configured as a multi-shot timer, repeated over and over, firing every N+1 clock pulses, where N is any value from 1 to 0x00FF.FFFF. For example, if a tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD field.

Base 0xE000.E000 Offset 0x014 Type R/W, reset 0x0000.0000 31 30 29 28 21 20 16 27 26 25 24 23 22 19 18 17 RELOAD reserved RO RO RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W R/W Туре RO 0 0 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 3 2 0 1 RELOAD R/W R/W R/W Туре R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Reset Description Туре 31:24 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. RELOAD 23:0 R/W 0x00.0000 **Reload Value** Value to load into the SysTick Current Value (STCURRENT) register when the counter reaches 0.

## Register 3: SysTick Current Value Register (STCURRENT), offset 0x018

**Note:** This register can only be accessed from privileged mode.

The **STCURRENT** register contains the current value of the SysTick counter.

#### SysTick Current Value Register (STCURRENT)

Base 0xE000.E000 Offset 0x018

Type R/WC, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	rese	rved	1	1 1			1	1	CUR	I RENT	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1		I		CUR	RENT	1	1	1		1	I	
Туре	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field Name Type Reset					Des	cription									
	31:24		reser	ved	RO 0x00			com	ware sho patibility served a	with fut	ure prod	ucts, the	value of	a reserv	•	
	23:0		CURR	ENT	R/V	NC	0x00.000	) Cur	Current Value							
									s field cor read-mo					0		
									register aring this			0	,			0

## 3.4 NVIC Register Descriptions

This section lists and describes the NVIC registers, in numerical order by address offset.

The NVIC registers can only be fully accessed from privileged mode, but interrupts can be pended while in unprivileged mode by enabling the **Configuration and Control (CFGCTRL)** register. Any other unprivileged mode access causes a bus fault.

Ensure software uses correctly aligned register accesses. The processor does not support unaligned accesses to NVIC registers.

An interrupt can enter the pending state even if it is disabled.

Before programming the **VTABLE** register to relocate the vector table, ensure the vector table entries of the new vector table are set up for fault handlers, NMI, and all enabled exceptions such as interrupts. For more information, see page 108.

### Register 4: Interrupt 0-29 Set Enable (EN0), offset 0x100

**Note:** This register can only be accessed from privileged mode.

The **EN0** register enables interrupts and shows which interrupts are enabled. Bit 0 corresponds to Interrupt 0; bit 29 corresponds to Interrupt 29.

See Table 2-9 on page 70 for interrupt assignments.

If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority.

Base Offse	0xE000.8 t 0x100 R/W, rese	E000	0.0000	(ENU)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved						1 1		1	I IT		1			1	
Type Reset	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	r	I	1			1 1	11	n NT	I	r	1	T	1	1	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription							
	31:30		reser	ved	R	0	0x0	com	npatibility	with fut	ure prod	ucts, the	e of a res value of e operatio	a reserv	•	
	29:0		IN	Г	R/	W	0x000.0000	) Inte	rrupt Ena	able						
								Val	ue	Descri	ption					
								0		On a re	ead, indi	cates the	e interrup	ot is disa	bled.	
										On a w	vrite, no	effect.				
								1		On a re	ead, indi	cates the	e interrup	ot is enal	bled.	
										On a w	vrite, ena	bles the	interrup	t.		
									t can oni <b>DISn</b> reg		ared by s	setting th	ne corres	ponding	INT[n]	bit in

Interrupt 0-29 Set Enable (EN0)

## Register 5: Interrupt 0-29 Clear Enable (DIS0), offset 0x180

Note: This register can only be accessed from privileged mode.

The DISO register disables interrupts. Bit 0 corresponds to Interrupt 0; bit 29 corresponds to Interrupt 29.

See Table 2-9 on page 70 for interrupt assignments.

Interrupt 0-29 Clear Enable (DIS0)

Base 0xE000.E000

Offset 0x180 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	res	erved		1	т т	1	1 1		1 1	I INT	1	1	1	1	1	
Туре	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	1	T	т	T	г г	I	NT	T	T	1	1	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field 31:30		Nar		-	vpe RO	Reset 0x0		scription tware sh	nould not	rely on t	the value	of a res	served bi	it. To pro	ovide
										y with fut across a r					ved bit s	should be
	29:0		IN	Т	R	/W	0x000.000	0 Inte	errupt Dis	sable						
								Val	ue Des	cription						
								0	On a	a read, in	dicates	the interr	unt is di	sahled		
								U					apt lo al	cabica.		
										a write, n						
								1	On a	a read, in	dicates	the interr	upt is er	nabled.		
									On a	a write, cl	lears the	e corresp	onding 1	[NT[n]	bit in the	e ENO

register, disabling interrupt [n].

## Register 6: Interrupt 0-29 Set Pending (PEND0), offset 0x200

**Note:** This register can only be accessed from privileged mode.

The **PEND0** register forces interrupts into the pending state and shows which interrupts are pending. Bit 0 corresponds to Interrupt 0; bit 29 corresponds to Interrupt 29.

See Table 2-9 on page 70 for interrupt assignments.

Interrupt 0-29 Set Pending (PEND0) Base 0xE000.E000

Offset 0x200 Type R/W, reset 0x0000.0000

1300	1011,1000															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	reser	ved			, , ,		<u> </u>		1 	NT	1	1		1	ſ	
Туре	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		I		ı ı ı		1 1	11	I NT	T	1	r	1	1	I	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Тур	be	Reset	Des	cription							
	31:30		reserv	ved	R	С	0x0	com	npatibilit	nould not y with futu across a r	ure prod	ucts, the	value of	a reserv	•	
	29:0		INT	-	R/	N	0x000.0000	Inte	rrupt Se	t Pending	g					
								Val	ue	Descript	ion					
								0		On a rea	ad, indica	ates that	the inter	rupt is n	ot pendii	ng.
										On a wri	te, no ef	fect.				-
								1		On a rea	ad, indica	ates that	the inter	rupt is p	ending.	
										On a wri even if it			ding inte	errupt is	set to pe	ending
								lf th effe		sponding	interrupt	is alread	dy pendi	ng, settir	ng a bit h	nas no
										nly be clea D0 regist		setting th	e corres	ponding	INT[n]	bit in

## Register 7: Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280

Note: This register can only be accessed from privileged mode.

The **UNPEND0** register shows which interrupts are pending and removes the pending state from interrupts. Bit 0 corresponds to Interrupt 0; bit 29 corresponds to Interrupt 29.

See Table 2-9 on page 70 for interrupt assignments.

Interrupt 0-29 Clear Pending (UNPEND0)

Base 0xE000.E000

Offset 0x280 Type R/W, reset 0x0000.0000

29 31 30 28 27 26 25 24 23 22 21 20 19 18 17 16 INT reserved R/W RO RO R/W R/W R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 15 14 13 12 11 10 9 7 6 5 4 3 2 1 0 INT R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Туре Reset Software should not rely on the value of a reserved bit. To provide 31:30 reserved RO 0x0 compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 29:0 INT R/W 0x000.0000 Interrupt Clear Pending Value Description 0 On a read, indicates that the interrupt is not pending. On a write, no effect. 1 On a read, indicates that the interrupt is pending. On a write, clears the corresponding INT[n] bit in the **PEND0** register, so that interrupt [n] is no longer pending. Setting a bit does not affect the active state of the corresponding interrupt.

## Register 8: Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300

Note: This register can only be accessed from privileged mode.

The ACTIVE0 register indicates which interrupts are active. Bit 0 corresponds to Interrupt 0; bit 29 corresponds to Interrupt 29.

See Table 2-9 on page 70 for interrupt assignments.

#### Caution - Do not manually set or clear the bits in this register.

Interrupt 0-29 Active Bit (ACTIVE0)

Base 0xE000.E000 Offset 0x300 Type RO, reset 0x0000.0000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	rese	rved		1	r 1			r	I IN	IT		I	r 1		r	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I		1				1	I NT							I
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:30	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
29:0	INT	RO	0x000.0000	Interrupt Active

Value Description

0 The corresponding interrupt is not active.

1 The corresponding interrupt is active, or active and pending. Register 9: Interrupt 0-3 Priority (PRI0), offset 0x400 Register 10: Interrupt 4-7 Priority (PRI1), offset 0x404 Register 11: Interrupt 8-11 Priority (PRI2), offset 0x408 Register 12: Interrupt 12-15 Priority (PRI3), offset 0x40C Register 13: Interrupt 16-19 Priority (PRI4), offset 0x410 Register 14: Interrupt 20-23 Priority (PRI5), offset 0x414 Register 15: Interrupt 24-27 Priority (PRI6), offset 0x418 Register 16: Interrupt 28-29 Priority (PRI7), offset 0x41C

**Note:** This register can only be accessed from privileged mode.

The **PRIn** registers provide 3-bit priority fields for each interrupt. These registers are byte accessible. Each register holds four priority fields that are assigned to interrupts as follows:

PRIn Register Bit Field	Interrupt
Bits 31:29	Interrupt [4n+3]
Bits 23:21	Interrupt [4n+2]
Bits 15:13	Interrupt [4n+1]
Bits 7:5	Interrupt [4n]

See Table 2-9 on page 70 for interrupt assignments.

Each priority level can be split into separate group priority and subpriority fields. The PRIGROUP field in the **Application Interrupt and Reset Control (APINT)** register (see page 109) indicates the position of the binary point that splits the priority and subpriority fields.

These registers can only be accessed from privileged mode.

inter	nupt 0-	3 FIIUII		)												
Offse	0xE000. t 0x400 R/W, res	E000 et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		INTD	1		1	reserved				INTC	Î		1	reserved		
Туре	R/W	R/W	R/W	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		INTB	1		1	reserved				INTA	1		r 1	reserved		
Туре	R/W	R/W	R/W	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	3it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:29		INT	D	R	/W	0x0	Inte	rrupt Pric	ority for I	nterrupt	[4n+3]				
						[4n+ <b>PRI</b>	+3], wher	e n is the o on). Th	e numbe ie lower	r of the li	nterrupt	terrupt with terrupt with the second se	register	(n=0 for		

Interrupt 0-3 Priority (PRI0)

## NRND: Not recommended for new designs.

Bit/Field	Name	Туре	Reset	Description
28:24	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:21	INTC	R/W	0x0	Interrupt Priority for Interrupt [4n+2]
				This field holds a priority value, 0-7, for the interrupt with the number [4n+2], where n is the number of the <b>Interrupt Priority</b> register (n=0 for <b>PRI0</b> , and so on). The lower the value, the greater the priority of the corresponding interrupt.
20:16	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:13	INTB	R/W	0x0	Interrupt Priority for Interrupt [4n+1]
				This field holds a priority value, 0-7, for the interrupt with the number [4n+1], where n is the number of the <b>Interrupt Priority</b> register (n=0 for <b>PRI0</b> , and so on). The lower the value, the greater the priority of the corresponding interrupt.
12:8	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:5	INTA	R/W	0x0	Interrupt Priority for Interrupt [4n]
				This field holds a priority value, 0-7, for the interrupt with the number [4n], where n is the number of the <b>Interrupt Priority</b> register (n=0 for <b>PRI0</b> , and so on). The lower the value, the greater the priority of the corresponding interrupt.
4:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

## Register 17: Software Trigger Interrupt (SWTRIG), offset 0xF00

Note: Only privileged software can enable unprivileged access to the SWTRIG register.

Writing an interrupt number to the **SWTRIG** register generates a Software Generated Interrupt (SGI). See Table 2-9 on page 70 for interrupt assignments.

When the MAINPEND bit in the **Configuration and Control (CFGCTRL)** register (see page 113) is set, unprivileged software can access the **SWTRIG** register.

Software Trigger Interrupt (SWTRIG)

Base 0xE000.E000 Offset 0xF00

	WO, rese	et 0x000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		1	1	T	1	ſ	1 1	rese	erved		1	1	1			
Type	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	U	0	0	0	0	U	0	U	0	0	U	0	0	0	U
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	1 1	reserve	з <b>і</b> і				1			INTID		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO	WO	WO	WO	WO
Reset	o Bit/Field	0	o Nar	0 ne	0 Tv	o vpe	0 Reset	0 Des	0 scription	0	0	0	0	0	0	0
_	31:5		reser			80	0x0000.00	Soff corr	tware sho	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	4:0		INT	ĪD	W	/0	0x00	Inte	rrupt ID							
								This field holds the interrupt ID of the required SGI. For example, a value of 0x3 generates an interrupt on IRQ3.								

## 3.5 System Control Block (SCB) Register Descriptions

This section lists and describes the System Control Block (SCB) registers, in numerical order by address offset. The SCB registers can only be accessed from privileged mode.

All registers must be accessed with aligned word accesses except for the **FAULTSTAT** and **SYSPRI1-SYSPRI3** registers, which can be accessed with byte or aligned halfword or word accesses. The processor does not support unaligned accesses to system control block registers.

## Register 18: CPU ID Base (CPUID), offset 0xD00

**Note:** This register can only be accessed from privileged mode.

The **CPUID** register contains the ARM® Cortex<sup>™</sup>-M3 processor part number, version, and implementation information.

vpe	0xE000.E t 0xD00 RO, reset		.C231													
<i>.</i>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	r		I	I IN	<b>i</b> MP	1	<u>т</u> т			V.	1 AR	1		C	1 ON	1
ype	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
eset	0	1	0	0	0	0	0	1	0	0	0	0	1	1	1	1
ſ	15	14	13 T	12 I	11 I	10 PAI	9 TTNO	8	7	6	5	4	3	2	1 T EV	0
Гуре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
eset	1	1	0	0	0	0	1	0	0	0	1	1	0	0	0	1
B	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:24		IMF	D	R	0	0x41	Impl	ementer	Code						
								Valu	ue Desc	ription						
									1 ARM	•						
	~~ ~~															
	23:20		VA	R	R	0	0x0	Varia	ant Num	ber						
	23:20		VAF	R	R	0	0x0		ant Num ue Desc							
	23:20		VAF	R	R	0	0x0		ue Desc The r	ription	•	on produ	ct revisio	on identif	ïer, for e	xampl
	23:20		CO		R		0x0 0xF	Valu 0x0	ue Desc The r	ription n value	•	on produ	ct revisio	on identif	ier, for e	xampl
								Valu 0x0 Con	ue Desc The r the 0 stant	ription n value in r0p1.	•	on produ	ct revisio	on identif	ïer, for e	xample
								Valu 0x0 Con	ue Desc The r the 0 stant ue Desc	ription n value in r0p1	•	on produ	ct revisio	on identif	ïer, for e	xample
	19:16		CO	N	R	0	0xF	Valu 0x0 Con Valu 0xF	ue Desc The r the 0 stant ue Desc Alwa	ription n value in r0p1 ription ys reads		on produ	ct revisio	on identif	ier, for e	xample
				N		0		Valu 0x0 Con Valu 0xF Part	ue Desc The r the 0 stant ue Desc Alwa	ription n value in r0p1. ription ys reads		on produ	ct revisio	on identif	ier, for e	xample
	19:16		CO	N	R	0	0xF	Valu 0x0 Con Valu 0xF Part	ue Desc The r the 0 stant ue Desc Alwa Numbel ue Des	ription n value in r0p1. ription ys reads -	s as 0xF.		ct revisio	on identif	ier, for e	xample
	19:16		CO	N	R	0	0xF	Valu 0x0 Con Valu 0xF Part	ue Desc The r the 0 stant ue Desc Alwa Numbel ue Des	ription n value in r0p1. ription ys reads -			ct revisio	on identif	ier, for e	xampl
	19:16		CO	N	R	0	0xF	Valu 0x0 Con Valu 0xF Part Valu 0xC	ue Desc The r the 0 stant ue Desc Alwa Numbel ue Des	ription n value in r0p1. ription ys reads cription ex-M3 p	s as 0xF.		ct revisio	on identif	ier, for e	xampl
	19:16 15:4		CO	N	R	0	0xF 0xC23	Valu 0x0 Con Valu 0xF Part Valu 0xC	ue Desc The r the 0 stant ue Desc Number ue Des 23 Cort	ription n value in r0p1. ription ys reads cription ex-M3 p mber	s as 0xF.		ct revisio	on identif	ier, for e	xampl

### **Register 19: Interrupt Control and State (INTCTRL), offset 0xD04**

**Note:** This register can only be accessed from privileged mode.

The **INCTRL** register provides a set-pending bit for the NMI exception, and set-pending and clear-pending bits for the PendSV and SysTick exceptions. In addition, bits in this register indicate the exception number of the exception being processed, whether there are preempted active exceptions, the exception number of the highest priority pending exception, and whether any interrupts are pending.

When writing to **INCTRL**, the effect is unpredictable when writing a 1 to both the PENDSV and UNPENDSV bits, or writing a 1 to both the PENDSTSET and PENDSTCLR bits.

Base Offse	errupt Co e 0xE000.E et 0xD04 e R/W, rese	Ξ000		e (INTC	TRL)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NMISET	rese	rved	PENDSV	UNPENDSV	PENDSTSET	PENDSTCLR	reserved	ISRPRE	ISRPEND		rese	erved	•	VECF	PEND
Туре	R/W	RO	RO	R/W	wo	R/W	wo	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13 I	12	11	10	9	8	7	6	5	4	3	2	1	0
		VECF			RETBASE			reserved						CACT		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
I	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31		NMIS	BET	R/	W	0	NM	Set Per	nding						
								Val	ue Desc	ription						
								0	On a	read, inc	licates	an NMI e	exceptior	n is not p	ending.	
									On a	write, no	effect.				·	
							1	On a	read, inc	licates	an NMI e	exception	n is pend	ing.		
									On a	write, ch	anges t	he NMI e	exceptio	n state to	o pending	g.
								ente this this	ers the N bit, and bit by th	I is the h MI excep clears this e NMI exc while the p	tion hai s bit on ception	ndler as entering handler	soon as the inte returns	it registe rrupt har 1 only if t	ndler. A r	etting of ead of
	30:29		reser	ved	R	0	0x0	com	patibility	ould not r with futu cross a re	re prod	ucts, the	value of	a reserv	•	
	28		PEN	DSV	R/	W	0	Pen	dSV Set	Pending						
								Val	ue Desc	ription						
								0	On a	read, inc	licates	a PendS	V excep	tion is no	ot pendin	g.
									On a	write, no	effect.					
								1	On a	read, inc	licates	a PendS	V except	tion is pe	ending.	
									On a	write, ch	anges t	he Pend	SV exce	ption sta	ate to per	nding.
									-	oit is the c is bit is clo					•	te to

Bit/Field	Name	Туре	Reset	Description
27	UNPENDSV	WO	0	PendSV Clear Pending
				<ul> <li>Value Description</li> <li>On a write, no effect.</li> <li>On a write, removes the pending state from the PendSV exception.</li> </ul>
				This bit is write only; on a register read, its value is unknown.
26	PENDSTSET	R/W	0	SysTick Set Pending
				Value Description
				<ul> <li>On a read, indicates a SysTick exception is not pending.</li> <li>On a write, no effect.</li> </ul>
				<ol> <li>On a read, indicates a SysTick exception is pending.</li> <li>On a write, changes the SysTick exception state to pending.</li> </ol>
				This bit is cleared by writing a 1 to the PENDSTCLR bit.
25	PENDSTCLR	WO	0	SysTick Clear Pending
				Value Description
				0 On a write, no effect.
				1 On a write, removes the pending state from the SysTick exception.
				This bit is write only; on a register read, its value is unknown.
24	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23	ISRPRE	RO	0	Debug Interrupt Handling
				Value Description
				0 The release from halt does not take an interrupt.
				1 The release from halt takes an interrupt.
				This bit is only meaningful in Debug mode and reads as zero when the processor is not in Debug mode.
22	ISRPEND	RO	0	Interrupt Pending
				Value Description
				0 No interrupt is pending.
				1 An interrupt is pending.
				This bit provides status for all interrupts excluding NMI and Faults.
21:18	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
17:12	VECPEND	RO	0x00	Interrupt Pending Vector Number This field contains the exception number of the highest priority pending enabled exception. The value indicated by this field includes the effect of the <b>BASEPRI</b> and <b>FAULTMASK</b> registers, but not any effect of the <b>PRIMASK</b> register.
				Value Description
				0x00 No exceptions are pending
				0x01 Reserved
				0x02 NMI
				0x03 Hard fault
				0x04 Memory management fault
				0x05 Bus fault
				0x06 Usage fault
				0x07-0x0A Reserved
				0x0B SVCall
				0x0C Reserved for Debug
				0x0D Reserved
				0x0E PendSV
				0x0F SysTick
				0x10 Interrupt Vector 0
				· · · · · · · ·
				0x2D Interrupt Vector 29
				0x2E-0x3F Reserved
				UZE-UZJF RESEIVED
11	RETBASE	RO	0	Return to Base
				Value Description
				0 There are preempted active exceptions to execute.
				1 There are no active exceptions, or the currently executing exception is the only active exception.
				This bit provides status for all interrupts excluding NMI and Faults. This bit only has meaning if the processor is currently executing an ISR (the <b>Interrupt Program Status (IPSR)</b> register is non-zero).
10:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:0	VECACT	RO	0x00	Interrupt Pending Vector Number
				This field contains the active exception number. The exception numbers can be found in the description for the VECPEND field. If this field is clear, the processor is in Thread mode. This field contains the same value as the ISRNUM field in the <b>IPSR</b> register.
				Subtract 16 from this value to obtain the IRQ number required to index into the Interrupt Set Enable (ENn), Interrupt Clear Enable (DISn), Interrupt Set Pending (PENDn), Interrupt Clear Pending (UNPENDn), and Interrupt Priority (PRIn) registers (see page 51).

## Register 20: Vector Table Offset (VTABLE), offset 0xD08

Note: This register can only be accessed from privileged mode.

The **VTABLE** register indicates the offset of the vector table base address from memory address 0x0000.0000.

#### Vector Table Offset (VTABLE)

Base 0xE000.E000 Offset 0xD08 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	reserved		BASE						OFFSET									
Туре	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		I	1	OFFSET					reserved									
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Field			Nam	ne	Туре		Reset	Des	scription									
31:30			reserv	/ed	R	RO		Sof	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be									
							0x0											
								pres	served a	cross a r	ead-mo	dify-write	operatio	on.				
29			BASE		R	W	0	Vec	Vector Table Base									
20			2/102		1011		Ū	100										
								Val	Value Description									
							0	The vector table is in the code memory region.										
								1	1 The vector table is in the SRAM memory region				ory regio	n.				
														, ,				
28:8			OFFSET		R/W		0x000.00	Vector Table Offset										
								When configuring the OFFSET field, the offset must be aligned to the										
								number of exception entries in the vector table. Because there are 29										
								inte	interrupts, the offset must be aligned on a 256-byte boundary.									
	7:0		reserved		п	0	0x00	504	woro ch	ould not	roly on t	ho voluo	of a rea	on od hit	To prov	ido		
7.0			reserv	veu	RO		0,00		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be									
									reserved across a read-modify-write operation.									

## Register 21: Application Interrupt and Reset Control (APINT), offset 0xD0C

Note: This register can only be accessed from privileged mode.

The **APINT** register provides priority grouping control for the exception model, endian status for data accesses, and reset control of the system. To write to this register, 0x05FA must be written to the VECTKEY field, otherwise the write is ignored.

The PRIGROUP field indicates the position of the binary point that splits the INTx fields in the **Interrupt Priority (PRIx)** registers into separate group priority and subpriority fields. Table 3-8 on page 109 shows how the PRIGROUP value controls this split. The bit numbers in the Group Priority Field and Subpriority Field columns in the table refer to the bits in the INTA field. For the INTB field, the corresponding bits are 15:13; for INTC, 23:21; and for INTD, 31:29.

**Note:** Determining preemption of an exception uses only the group priority field.

PRIGROUP Bit Field	Binary Point <sup>a</sup>	Group Priority Field	• •	Group Priorities	Subpriorities
0x0 - 0x4	bxxx.	[7:5]	None	8	1
0x5	bxx.y	[7:6]	[5]	4	2
0x6	bx.yy	[7]	[6:5]	2	4
0x7	b.ууу	None	[7:5]	1	8

### Table 3-8. Interrupt Priority Levels

a. INTx field showing the binary point. An x denotes a group priority field bit, and a y denotes a subpriority field bit.

Application Interrupt and Reset Control (APINT)

Base 0xE000.E000 Offset 0xD0C

Type R/W, reset 0xFA05.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Γ		r 1		1 1	VEC.	TKEY	ſ	1			1	[	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	0	1	0	0	0	0	0	0	1	0	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ENDIANESS		rese	rved			PRIGROUP	)			reserved			SYSRESREQ	VECTCLRACT	VECTRESET
Туре	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:16	VECTKEY	R/W	0xFA05	Register Key
				This field is used to guard against accidental writes to this register. 0x05FA must be written to this field in order to change the bits in this register. On a read, 0xFA05 is returned.
15	ENDIANESS	RO	0	Data Endianess The Stellaris implementation uses only little-endian mode so this is
				cleared to 0.
14:11	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

## NRND: Not recommended for new designs.

Bit/Field	Name	Туре	Reset	Description
10:8	PRIGROUP	R/W	0x0	Interrupt Priority Grouping This field determines the split of group priority from subpriority (see Table 3-8 on page 109 for more information).
7:3	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	SYSRESREQ	WO	0	System Reset Request
				Value Description
				0 No effect.
				<ol> <li>Resets the core and all on-chip peripherals except the Debug interface.</li> </ol>
				This bit is automatically cleared during the reset of the core and reads as 0.
1	VECTCLRACT	WO	0	Clear Active NMI / Fault
				This bit is reserved for Debug use and reads as 0. This bit must be written as a 0, otherwise behavior is unpredictable.
0	VECTRESET	WO	0	System Reset This bit is reserved for Debug use and reads as 0. This bit must be
				written as a 0, otherwise behavior is unpredictable.

# Register 22: System Control (SYSCTRL), offset 0xD10

**Note:** This register can only be accessed from privileged mode.

The **SYSCTRL** register controls features of entry to and exit from low-power state.

Base	0xE000.E		SYSCTR	L)												
	: 0xD10 R/W, rese 31	et 0x000 30	0.0000 29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ	- I	50	1	1		20	1 1	rese			1	1	13	1	1	10
L Type eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	r		1	1		reserve	ed I		r		r	SEVONPEND	reserved	SLEEPDEEF	SLEEPEXIT	reserve
Type eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	R/W 0	R/W 0	RO 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:5		reser	ved	R	0	0x0000.00	com	patibility	with fut	ure proc	the value lucts, the dify-write	value of	f a reserv		
	4		SEVON	PEND	R/	W	0	Wak	ke Up on	Pendin	g					
								Valu	ue Desc	ription						
								0	-			pts or eve re exclude		wake up	o the proo	cessor
								1			nts and a the pro	all interruj cessor.	pts, inclu	uding dis	abled inte	errupts
								wak	es up the	e proces	sor fron	enters the n wFE. If t d and affe	he proce	essor is r	not waitin	
								The		or also v		p on exec				n or an
	3		reser	ved	R	0	0	com	patibility	with fut	ure proc	the value lucts, the dify-write	value of	f a reserv	•	
	2		SLEEPI	DEEP	R/	W	0	Dee	p Sleep	Enable						
								Valu	ue Desc	ription						
								0	Use	Sleep m	ode as t	the low po	ower mo	de.		
								1	Use	Deep-sl	eep moo	le as the	low pow	er mode	).	

Bit/Field	Name	Туре	Reset	Description
1	SLEEPEXIT	R/W	0	Sleep on ISR Exit
				Value Description
				0 When returning from Handler mode to Thread mode, do not sleep when returning to Thread mode.
				1 When returning from Handler mode to Thread mode, enter sleep or deep sleep on return from an ISR.
				Setting this bit enables an interrupt-driven application to avoid returning to an empty main application.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 23: Configuration and Control (CFGCTRL), offset 0xD14

Note: This register can only be accessed from privileged mode.

The **CFGCTRL** register controls entry to Thread mode and enables: the handlers for NMI, hard fault and faults escalated by the **FAULTMASK** register to ignore bus faults; trapping of divide by zero and unaligned accesses; and access to the **SWTRIG** register by unprivileged software (see page 103).

Base Offse	0xE000.I t 0xD14	E000	Control	(CFGC	TRL)											
туре	R/W, res 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	51		1	1	21	1			rved	1 1	21	1	1	10	1	
<b>L</b> Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	erved		-	STKALIGN	BFHFNMIGN		reserved		DIV0	UNALIGNED	reserved	MAINPEND	BASETHR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0
В	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:10		reser	ved	R	0	0x0000.0	com	patibility	ould not i / with futu cross a re	ire prod	ucts, the	value of	a reserv		
	9		STKAL	IGN	R/	W	0	Stac	k Alignr	ment on E	Exceptio	n Entry				
								Valu	ue Des	cription						
								0	The	stack is 4	-byte al	igned.				
								1	The	stack is 8	-byte al	igned.				
								indic	ate the	n entry, ti stack alig o restore	nment.	On retu	rn from tl	ne excep		
	8		BFHFN	MIGN	R/	W	0	Igno	re Bus I	Fault in N	MI and	Fault				
								caus	sed by lo	bles hand bad and s lt, NMI, a	tore ins	tructions	s. The se	tting of t	his bit ap	
								Valu	ue Des	cription						
								0	Data lock-	a bus faul <sup>.</sup> -up.	ts cause	ed by loa	id and st	ore instr	uctions o	ause a
								1		dlers runr ed by loa		-		-	ata bus f	aults
								men	nory. Th	only wher e normal etect con	use of t	his bit is	to probe	system		
	7:5		reser	ved	R	0	0x0	com	patibility	ould not i / with futu cross a re	ire prod	ucts, the	value of	a reserv		

Bit/Field	Name	Туре	Reset	Description
4	DIV0	R/W	0	Trap on Divide by 0 This bit enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0.
				Value Description
				0 Do not trap on divide by 0. A divide by zero returns a quotient of 0.
				1 Trap on divide by 0.
3	UNALIGNED	R/W	0	Trap on Unaligned Access
				Value Description
				0 Do not trap on unaligned halfword and word accesses.
				1 Trap on unaligned halfword and word accesses. An unaligned access generates a usage fault.
				Unaligned LDM, STM, LDRD, and STRD instructions always fault regardless of whether UNALIGNED is set.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	MAINPEND	R/W	0	Allow Main Interrupt Trigger
				Value Description
				0 Disables unprivileged software access to the <b>SWTRIG</b> register.
				<ol> <li>Enables unprivileged software access to the SWTRIG register (see page 103).</li> </ol>
0	BASETHR	R/W	0	Thread State Control
				Value Description
				0 The processor can enter Thread mode only when no exception is active.
				1 The processor can enter Thread mode from any level under the control of an EXC_RETURN value (see "Exception Return" on page 74 for more information).

# Register 24: System Handler Priority 1 (SYSPRI1), offset 0xD18

**Note:** This register can only be accessed from privileged mode.

The **SYSPRI1** register configures the priority level, 0 to 7 of the usage fault, bus fault, and memory management fault exception handlers. This register is byte-accessible.

#### System Handler Priority 1 (SYSPRI1)

Base 0xE000.E000 Offset 0xD18 Type R/W, reset 0x0000.0000

71	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[	ï		r	rese	rved	1	т т			USAGE	1			reserved				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
[	ĩ	BUS	r			reserved	r r			MEM	1		r -	reserved		r		
Type Reset	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0		
В	lit/Field		Nam	ne	Ту	/pe	Reset	Des	scription									
	31:24		reserv	ved	R	80	0x00	con	npatibility	with fut	ure prod		value of	erved bit. f a reserv on.				
	23:21		USA	GE	R	/W	0x0	Usa	ige Fault	Priority								
This field configures the priority level priority values are in the range 0-7 priority.																		
	20:16		reser	ved	R	8O	0x0	con	npatibility	with fut	ure prod	ucts, the	e of a reserved bit. To provide e value of a reserved bit should be e operation.					
	15:13		BU	S	R	/W	0x0	Bus	Fault Pi	iority								
										•	•			fault. Con having h	•			
con								Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
	7:5		ME	М	R	/W	0x0	Memory Management Fault Priority										
								Cor		e priority	values a			emory ma )-7, with l				
	4:0		reser	ved	R	8O	0x0	con	npatibility	with fut	ure prod		value of	erved bit f a reserv on.	•			

# Register 25: System Handler Priority 2 (SYSPRI2), offset 0xD1C

**Note:** This register can only be accessed from privileged mode.

The SYSPRI2 register configures the priority level, 0 to 7 of the SVCall handler. This register is byte-accessible.

### System Handler Priority 2 (SYSPRI2)

Base 0xE000.E000 Offset 0xD1C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		SVC	-				1 1		1	reserved				r	1	
Туре	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ſ	1 1				T I	rese	erved						T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Туј	be	Reset	Des	cription							
	31:29		SVC	2	R/	N	0x0	SVC	Call Prior	ity						
										0	•	ity level o vith lowe				,
	28:0		reserv	ved	R	O C	x000.0000	com	patibility	with futu	ire prodi	he value ucts, the lify-write	value of	a reserv	•	

# Register 26: System Handler Priority 3 (SYSPRI3), offset 0xD20

**Note:** This register can only be accessed from privileged mode.

The **SYSPRI3** register configures the priority level, 0 to 7 of the SysTick exception and PendSV handlers. This register is byte-accessible.

#### System Handler Priority 3 (SYSPRI3)

Base 0xE000.E000 Offset 0xD20 Type R/W, reset 0x0000.0000

<b>7</b> 1* *	,															
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		TICK				reserved	· ·			PENDSV				reserved		
Туре	R/W	R/W	R/W	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved	1				DEBUG				reserved		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:29		TICI	к	R	w	0x0	Svs	Tick Exc	eption Pr	riority					
	01.20		noi	, in the second s	10		0,00	-		nfigures	-	ity lovel	of the S	voTiek ev	oontion	
										e priority	•			•	•	
									•	er priority			runge e	, , with i		1000
									0 0	, ,						
	28:24		reserv	/ed	R	0	0x0			ould not i						
										with futu					ed bit sh	ould be
								preserved across a read-modify-write operation.								
	23:21		PEND	SV	R/	W	0x0	Pen	dSV Pri	ority						
								This	s field co	nfigures	the prior	ity level	of Pend	SV. Confi	gurable	priority
										n the rang						
	~~~~				_	~		0.0					,		-	
	20:8		reserv	/ed	R	0	0x000			ould not i with futu						
										cross a re						
								•								
	7:5		DEBL	JG	R/	W	0x0	Deb	oug Prior	ity						
										nfigures						
								valu	ies are ii	n the rang	ge 0-7, v	vith lowe	r values	having h	igher pr	iority.
	4:0		reserv	/ed	R	0	0x0.0000	Soft	ware sh	ould not i	relv on t	he value	of a res	erved bit		vide
			10001			-	2.0.0000			with futu						
								pres	served a	cross a re	ead-mod	dify-write	operatio	on.		

## Register 27: System Handler Control and State (SYSHNDCTRL), offset 0xD24

Note: This register can only be accessed from privileged mode.

The **SYSHNDCTRL** register enables the system handlers, and indicates the pending status of the usage fault, bus fault, memory management fault, and SVC exceptions as well as the active status of the system handlers.

If a system handler is disabled and the corresponding fault occurs, the processor treats the fault as a hard fault.

This register can be modified to change the pending or active status of system exceptions. An OS kernel can write to the active bits to perform a context switch that changes the current exception type.

Caution – Software that changes the value of an active bit in this register without correct adjustment to the stacked content can cause the processor to generate a fault exception. Ensure software that writes to this register retains and subsequently restores the current active status.

If the value of a bit in this register must be modified after enabling the system handlers, a read-modify-write procedure must be used to ensure that only the required bit is modified.

System Handler Control and State (SYSHNDCTRL)

Base 0xE000.E000 Offset 0xD24

Type R/W, reset 0x0000.0000

71	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	· ·		I	reserved		1	I			1	USAGE	BUS	MEM
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SVC	BUSP	MEMP	USAGEP	TICK	PNDSV	reserved	MON	SVCA		reserved		USGA	reserved	BUSA	MEMA
Туре	R/W	R/W	R/W	R/W	R/W	R/W	RO	R/W	R/W	RO	RO	RO	R/W	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	8it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	24.40				-	~	0000	0-4		المحمد أماريه					T	
	31:19		reser	veu	R	0	0x000				rely on th ure produ				•	
											read-mod				eu bit si	
								pres	serveu a	JU55 a I	eau-mou	ing-write	operation			
	18		USA	GE	R/	W	0	Usa	ge Fault	Enable						
								vai	ue Desc	ription						
								0	Disal	bles the	usage fai	ult exce	ption.			
								1	Enab	les the	usage fau	lt excep	otion.			
	17		BU	S	R/	W	0	Bus	Fault Er	nable						
								Val	ue Desc	rintion						
										•	h					
								0	Disa	oles the	bus fault	excepti	on.			
								1	Enab	les the l	bus fault e	exceptio	on.			

Bit/Field	Name	Туре	Reset	Description
16	MEM	R/W	0	Memory Management Fault Enable
				<ul> <li>Value Description</li> <li>Disables the memory management fault exception.</li> <li>Enables the memory management fault exception.</li> </ul>
15	SVC	R/W	0	<ul> <li>SVC Call Pending</li> <li>Value Description</li> <li>0 An SVC call exception is not pending.</li> <li>1 An SVC call exception is pending.</li> </ul>
				This bit can be modified to change the pending status of the SVC call exception.
14	BUSP	R/W	0	Bus Fault Pending         Value       Description         0       A bus fault exception is not pending.         1       A bus fault exception is pending.         This bit can be modified to change the pending status of the bus fault exception.
13	MEMP	R/W	0	<ul> <li>Memory Management Fault Pending</li> <li>Value Description</li> <li>0 A memory management fault exception is not pending.</li> <li>1 A memory management fault exception is pending.</li> <li>This bit can be modified to change the pending status of the memory management fault exception.</li> </ul>
12	USAGEP	R/W	0	<ul> <li>Walue Description</li> <li>A usage fault exception is not pending.</li> <li>A usage fault exception is pending.</li> <li>This bit can be modified to change the pending status of the usage fault exception.</li> </ul>
11	TICK	R/W	0	SysTick Exception Active         Value       Description         0       A SysTick exception is not active.         1       A SysTick exception is active.         This bit can be modified to change the active status of the SysTick exception, however, see the Caution above before setting this bit.

# NRND: Not recommended for new designs.

Bit/Field	Name	Туре	Reset	Description
10	PNDSV	R/W	0	PendSV Exception Active
				Value Description
				0 A PendSV exception is not active.
				1 A PendSV exception is active.
				This bit can be modified to change the active status of the PendSV exception, however, see the Caution above before setting this bit.
9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	MON	R/W	0	Debug Monitor Active
				Value Description
				0 The Debug monitor is not active.
				1 The Debug monitor is active.
7	SVCA	R/W	0	SVC Call Active
				Value Description
				0 SVC call is not active.
				1 SVC call is active.
				This bit can be modified to change the active status of the SVC call exception, however, see the Caution above before setting this bit.
6:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	USGA	R/W	0	Usage Fault Active
				Value Description
				0 Usage fault is not active.
				1 Usage fault is active.
				This bit can be modified to change the active status of the usage fault exception, however, see the Caution above before setting this bit.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BUSA	R/W	0	Bus Fault Active
				Value Description
				0 Bus fault is not active.
				1 Bus fault is active.
				This bit can be modified to change the active status of the bus fault exception, however, see the Caution above before setting this bit.

Bit/Field	Name	Туре	Reset	Description
0	MEMA	R/W	0	Memory Management Fault Active
				Value Description
				0 Memory management fault is not active.
				1 Memory management fault is active.
				This bit can be modified to change the active status of the memory management fault exception, however, see the Caution above before setting this bit.

## Register 28: Configurable Fault Status (FAULTSTAT), offset 0xD28

Note: This register can only be accessed from privileged mode.

The **FAULTSTAT** register indicates the cause of a memory management fault, bus fault, or usage fault. Each of these functions is assigned to a subregister as follows:

- Usage Fault Status (UFAULTSTAT), bits 31:16
- Bus Fault Status (BFAULTSTAT), bits 15:8
- Memory Management Fault Status (MFAULTSTAT), bits 7:0

FAULTSTAT is byte accessible. FAULTSTAT or its subregisters can be accessed as follows:

- The complete FAULTSTAT register, with a word access to offset 0xD28
- The MFAULTSTAT, with a byte access to offset 0xD28
- The MFAULTSTAT and BFAULTSTAT, with a halfword access to offset 0xD28
- The **BFAULTSTAT**, with a byte access to offset 0xD29
- The **UFAULTSTAT**, with a halfword access to offset 0xD2A

Bits are cleared by writing a 1 to them.

Configurable Foult Status (FALIL TSTAT)

In a fault handler, the true faulting address can be determined by:

- 1. Read and save the Memory Management Fault Address (MMADDR) or Bus Fault Address (FAULTADDR) value.
- 2. Read the MMARV bit in MFAULTSTAT, or the BFARV bit in BFAULTSTAT to determine if the MMADDR or FAULTADDR contents are valid.

Software must follow this sequence because another higher priority exception might change the **MMADDR** or **FAULTADDR** value. For example, if a higher priority handler preempts the current fault handler, the other fault might change the **MMADDR** or **FAULTADDR** value.

Con	Configurable Fault Status (FAULISTAT)															
Offse	0xE000.l t 0xD28 R/W1C, r	E000 reset 0x00	000.000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			rese	rved			DIV0	UNALIGN		resei	ved		NOCP	INVPC	INVSTAT	UNDEF
Туре	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BFARV	rese	rved	BSTKE	BUSTKE	IMPRE	PRECISE	IBUS	MMARV	reser	rved	MSTKE	MUSTKE	reserved	DERR	IERR
Туре	R/W1C	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C	R/W1C	R/W1C	RO	RO	R/W1C	R/W1C	RO	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field		Nam		Ту		Reset		cription							
31:26 reserved RO 0x00						com	patibility	with futu	ire produ	ucts, the	of a reservalue of operation	a reserv	•			

June 18, 2012

Bit/Field	Name	Туре	Reset	Description
25	DIV0	R/W1C	0	Divide-by-Zero Usage Fault
				Value Description
				0 No divide-by-zero fault has occurred, or divide-by-zero trapping is not enabled.
				1 The processor has executed an SDIV or UDIV instruction with a divisor of 0.
				When this bit is set, the <b>PC</b> value stacked for the exception return points to the instruction that performed the divide by zero.
				Trapping on divide-by-zero is enabled by setting the DIV0 bit in the Configuration and Control (CFGCTRL) register (see page 113).
				This bit is cleared by writing a 1 to it.
24	UNALIGN	R/W1C	0	Unaligned Access Usage Fault
				Value Description
				0 No unaligned access fault has occurred, or unaligned access trapping is not enabled.
				1 The processor has made an unaligned memory access.
				Unaligned LDM, STM, LDRD, and STRD instructions always fault regardless of the configuration of this bit.
				Trapping on unaligned access is enabled by setting the UNALIGNED bit in the CFGCTRL register (see page 113).
				This bit is cleared by writing a 1 to it.
23:20	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	NOCP	R/W1C	0	No Coprocessor Usage Fault
				Value Description
				0 A usage fault has not been caused by attempting to access a coprocessor.
				1 The processor has attempted to access a coprocessor.
				This bit is cleared by writing a 1 to it.
18	INVPC	R/W1C	0	Invalid PC Load Usage Fault
				Value Description
				0 A usage fault has not been caused by attempting to load an invalid <b>PC</b> value.
				1 The processor has attempted an illegal load of EXC_RETURN to the <b>PC</b> as a result of an invalid context or an invalid EXC_RETURN value.
				When this bit is set, the <b>PC</b> value stacked for the exception return points to the instruction that tried to perform the illegal load of the <b>PC</b> .
				This bit is cleared by writing a 1 to it.

Bit/Field	Name	Туре	Reset	Description
17	INVSTAT	R/W1C	0	Invalid State Usage Fault
				Value Description
				0 A usage fault has not been caused by an invalid state.
				1 The processor has attempted to execute an instruction that makes illegal use of the <b>EPSR</b> register.
				When this bit is set, the <b>PC</b> value stacked for the exception return points to the instruction that attempted the illegal use of the <b>Execution</b> <b>Program Status Register (EPSR)</b> register.
				This bit is not set if an undefined instruction uses the <b>EPSR</b> register.
				This bit is cleared by writing a 1 to it.
16	UNDEF	R/W1C	0	Undefined Instruction Usage Fault
				Value Description
				0 A usage fault has not been caused by an undefined instruction.
				1 The processor has attempted to execute an undefined instruction.
				When this bit is set, the <b>PC</b> value stacked for the exception return points to the undefined instruction.
				An undefined instruction is an instruction that the processor cannot decode.
				This bit is cleared by writing a 1 to it.
15	BFARV	R/W1C	0	Bus Fault Address Register Valid
				Value Description
				0 The value in the <b>Bus Fault Address (FAULTADDR)</b> register is not a valid fault address.
				1 The <b>FAULTADDR</b> register is holding a valid fault address.
				This bit is set after a bus fault, where the address is known. Other faults can clear this bit, such as a memory management fault occurring later.
				If a bus fault occurs and is escalated to a hard fault because of priority, the hard fault handler must clear this bit. This action prevents problems if returning to a stacked active bus fault handler whose <b>FAULTADDR</b> register value has been overwritten.
				This bit is cleared by writing a 1 to it.
14:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
12	BSTKE	R/W1C	0	Stack Bus Fault
				Value Description
				0 No bus fault has occurred on stacking for exception entry.
				1 Stacking for an exception entry has caused one or more bus faults.
				When this bit is set, the <b>SP</b> is still adjusted but the values in the context area on the stack might be incorrect. A fault address is not written to the <b>FAULTADDR</b> register.
				This bit is cleared by writing a 1 to it.
11	BUSTKE	R/W1C	0	Unstack Bus Fault
				Value Description
				0 No bus fault has occurred on unstacking for a return from exception.
				1 Unstacking for a return from exception has caused one or more bus faults.
				This fault is chained to the handler. Thus, when this bit is set, the original return stack is still present. The <b>SP</b> is not adjusted from the failing return, a new save is not performed, and a fault address is not written to the <b>FAULTADDR</b> register.
				This bit is cleared by writing a 1 to it.
10	IMPRE	R/W1C	0	Imprecise Data Bus Error
				Value Description
				0 An imprecise data bus error has not occurred.
				1 A data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error.
				When this bit is set, a fault address is not written to the FAULTADDR register.
				This fault is asynchronous. Therefore, if the fault is detected when the priority of the current process is higher than the bus fault priority, the bus fault becomes pending and becomes active only when the processor returns from all higher-priority processes. If a precise fault occurs before the processor enters the handler for the imprecise bus fault, the handler detects that both the IMPRE bit is set and one of the precise fault status bits is set.
				This bit is cleared by writing a 1 to it.
9	PRECISE	R/W1C	0	Precise Data Bus Error
				Value Description
				0 A precise data bus error has not occurred.
				1 A data bus error has occurred, and the <b>PC</b> value stacked for the exception return points to the instruction that caused the fault.
				When this bit is set, the fault address is written to the <b>FAULTADDR</b> register.
				This bit is cleared by writing a 1 to it.

Bit/Field	Name	Туре	Reset	Description
8	IBUS	R/W1C	0	Instruction Bus Error
				Value Description
				0 An instruction bus error has not occurred.
				1 An instruction bus error has occurred.
				The processor detects the instruction bus error on prefetching an instruction, but sets this bit only if it attempts to issue the faulting instruction.
				When this bit is set, a fault address is not written to the <b>FAULTADDR</b> register.
				This bit is cleared by writing a 1 to it.
7	MMARV	R/W1C	0	Memory Management Fault Address Register Valid
				Value Description
				<ul> <li>The value in the Memory Management Fault Address</li> <li>(MMADDR) register is not a valid fault address.</li> </ul>
				1 The <b>MMADDR</b> register is holding a valid fault address.
				If a memory management fault occurs and is escalated to a hard fault because of priority, the hard fault handler must clear this bit. This action prevents problems if returning to a stacked active memory management fault handler whose <b>MMADDR</b> register value has been overwritten.
				This bit is cleared by writing a 1 to it.
6:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	MSTKE	R/W1C	0	Stack Access Violation
				Value Description
				0 No memory management fault has occurred on stacking for exception entry.
				1 Stacking for an exception entry has caused one or more access violations.
				When this bit is set, the <b>SP</b> is still adjusted but the values in the context area on the stack might be incorrect. A fault address is not written to the <b>MMADDR</b> register.
				This bit is cleared by writing a 1 to it.

Bit/Field	Name	Туре	Reset	Description
3	MUSTKE	R/W1C	0	Unstack Access Violation
				Value Description
				0 No memory management fault has occurred on unstacking for a return from exception.
				1 Unstacking for a return from exception has caused one or more access violations.
				This fault is chained to the handler. Thus, when this bit is set, the original return stack is still present. The <b>SP</b> is not adjusted from the failing return, a new save is not performed, and a fault address is not written to the <b>MMADDR</b> register.
				This bit is cleared by writing a 1 to it.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	DERR	R/W1C	0	Data Access Violation
				Value Description
				0 A data access violation has not occurred.
				1 The processor attempted a load or store at a location that does not permit the operation.
				When this bit is set, the <b>PC</b> value stacked for the exception return points to the faulting instruction and the address of the attempted access is written to the <b>MMADDR</b> register.
				This bit is cleared by writing a 1 to it.
0	IERR	R/W1C	0	Instruction Access Violation
				Value Description
				0 An instruction access violation has not occurred.
				1 The processor attempted an instruction fetch from a location that does not permit execution.
				This fault occurs on any access to an XN region, even when the MPU is disabled or not present.
				When this bit is set, the <b>PC</b> value stacked for the exception return points to the faulting instruction and the address of the attempted access is not written to the <b>MMADDR</b> register.
				This bit is cleared by writing a 1 to it.

# Register 29: Hard Fault Status (HFAULTSTAT), offset 0xD2C

**Note:** This register can only be accessed from privileged mode.

The **HFAULTSTAT** register gives information about events that activate the hard fault handler.

Bits are cleared by writing a 1 to them.

### Hard Fault Status (HFAULTSTAT)

Base 0xE000.E000 Offset 0xD2C

Offset 0xD2C Type R/W1C, reset 0x0000.0000

.)po	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	DBG	FORCED					1 1		rese	rved		ì		r	1	1		
Туре	R/W1C	R/W1C 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO		
Reset	0															0		
	15	14	13	12	11	10	9 Teser	8	7	6	5	4	3	2	1 VECT	0 reserved		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	RO				
Reset	0	0	0	0	0	0	0	0	0	0	RO 0	RO 0	0	0	0	0		
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	Description									
	31		DBO	ç	R/M	/1C	0	Deh	Debug Event									
	01			0	100	110	Ū		bit is re		or Debu	g use. Th	iis bit mu	ıst be wı	ritten as	a 0,		
									erwise be			-				,		
	30		FORC	ED	R/W	/1C	0	For	ced Hard	Fault								
								Val	ue Desc	ription								
								0	No fo	rced ha	rd fault h	nas occu	rred.					
								1				is been g						
										•	•	ity that c it is disa		handled	l, either b	ecause		
									en this bi us registe					st read t	he other	fault		
								This	s bit is cle	eared by	writing	a 1 to it.						
	29:2		reser	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv				
	1		VEC	т	R/W	/1C	0	Vec	tor Table	Read F	ault							
								Val	ue Desc	ription								
								0	No b	us fault l	nas occu	irred on	a vector	table rea	ad.			
								1 A bus fault occurred on a vector table read.										
								This	s error is	always ł	nandled	by the ha	ard fault	handler.				
								Whe	en this bit ne instruc	is set, th	ne <b>PC</b> va	lue stacl	ked for th	е ехсер	tion retur	n points		
									bit is cle		•		,					
	0		reserv	ved	R	0	0	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•			

## Register 30: Memory Management Fault Address (MMADDR), offset 0xD34

Note: This register can only be accessed from privileged mode.

Memory Management Fault Address (MMADDR)

The **MMADDR** register contains the address of the location that generated a memory management fault. When an unaligned access faults, the address in the **MMADDR** register is the actual address that faulted. Because a single read or write instruction can be split into multiple aligned accesses, the fault address can be any address in the range of the requested access size. Bits in the **Memory Management Fault Status (MFAULTSTAT)** register indicate the cause of the fault and whether the value in the **MMADDR** register is valid (see page 122).

Offse	0xE000. t 0xD34 R/W, res				(		,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		1	1	I	ı ı	1	1 1	AD	DR	r	1	1	1 1	1	1	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDR												1	1	'		
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
В	Bit/Field		Nam	Name Type		pe	Reset	Des	cription							
	31:0			R	R/W		-		It Addres		of <b>MFAU</b>	LTSTAT	is set, th	nis field h	olds the	address

When the MMARV bit of **MFAULTSTAT** is set, this field holds the addu of the location that generated the memory management fault.

## Register 31: Bus Fault Address (FAULTADDR), offset 0xD38

**Note:** This register can only be accessed from privileged mode.

The **FAULTADDR** register contains the address of the location that generated a bus fault. When an unaligned access faults, the address in the **FAULTADDR** register is the one requested by the instruction, even if it is not the address of the fault. Bits in the **Bus Fault Status (BFAULTSTAT)** register indicate the cause of the fault and whether the value in the **FAULTADDR** register is valid (see page 122).

Bus	Bus Fault Address (FAULTADDR)															
Offse	0xE000.l t 0xD38 R/W, res															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	I	1	I			AD	DR					T	1	
Type Reset	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			ſ	I	I		г т	AD	DR I		ſ			r	1	1
Type Reset	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -
Bit/Field Name Type Reset Description																
31:0 ADDR R/W -					Fault Address When the FAULTADDRV bit of <b>BFAULTSTAT</b> is set, this field holds the address of the location that generated the bus fault.								olds the			

# 3.6 Memory Protection Unit (MPU) Register Descriptions

This section lists and describes the Memory Protection Unit (MPU) registers, in numerical order by address offset.

The MPU registers can only be accessed from privileged mode.

# Register 32: MPU Type (MPUTYPE), offset 0xD90

**Note:** This register can only be accessed from privileged mode.

The **MPUTYPE** register indicates whether the MPU is present, and if so, how many regions it supports.

Acceset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 </th <th>_</th> <th>31</th> <th>30</th> <th>29</th> <th>28</th> <th>27</th> <th>26</th> <th>25</th> <th>24</th> <th>23</th> <th>22</th> <th>21</th> <th>20</th> <th>19</th> <th>18</th> <th>17</th> <th>16</th>	_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
eset       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0		I		1	rese	rved	1	1 1			1	1	IREG	GION	1	I	T
Type       RO       <																RO 0	RO 0
type       RO       <	_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit/Field       Name       Type       Reset       Description         31:24       reserved       RO       0x00       Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation.         23:16       IREGION       RO       0x00       Number of I Regions This field indicates the number of supported MPU instruction This field always contains 0x00. The MPU memory map is u is described by the DREGION field.         15:8       DREGION       RO       0x08       Number of D Regions Value Description         7:1       reserved       RO       0x00       Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bit. To p compatibility with future products, the value of a reserved bit. To p compatibility with future products, the value of a reserved bit. To p compatibility with future products, the value of a reserved bit. To p compatibility with future products, the value of a reserved bit. To p compatibility with future products, the value of a reserved bit.		I		1	DRE	GION	I	I I			1	1	reserved		1	1	SEPARAT
31:24       reserved       RO       0x00       Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation.         23:16       IREGION       RO       0x00       Number of I Regions         This field indicates the number of supported MPU instruction This field always contains 0x00. The MPU memory map is u is described by the DREGION field.         15:8       DREGION       RO       0x08       Number of D Regions         Value       Description       0x08       Indicates there are eight supported MPU data region         7:1       reserved       RO       0x00       Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bit. To p compatibility with future products, the value of a reserved bit. To p compatibility with future products, the value of a reserved bit. To p compatibility with future products, the value of a reserved bit.																RO 0	RO 0
23:16       IREGION       RO       0x00       Number of I Regions         23:16       IREGION       RO       0x00       Number of I Regions         This field indicates the number of supported MPU instruction       This field always contains 0x00. The MPU memory map is used to be described by the DREGION field.         15:8       DREGION       RO       0x08       Number of D Regions         Value       Description       0x08       Indicates there are eight supported MPU data region         7:1       reserved       RO       0x00       Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bit.	в	it/Field		Nan	ne	Ту	/pe	Reset	Des	cription							
This field indicates the number of supported MPU instructio         This field indicates the number of supported MPU instructio         This field indicates the number of supported MPU instructio         This field indicates the number of supported MPU memory map is u         is described by the DREGION field.         15:8       DREGION         RO       0x08         Number of D Regions         Value       Description         0x08       Indicates there are eight supported MPU data region         7:1       reserved         RO       0x00         Software should not rely on the value of a reserved bit. To p         compatibility with future products, the value of a reserved bit.	3	31:24		reserved			20	0x00	Soft	ware sho	ould not	relv on f	the value	of a roo	a second de la	t To pr	ovido
Value Description 0x08 Indicates there are eight supported MPU data regior 7:1 reserved RO 0x00 Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bi										• •	with fut	ure prod	ucts, the	value of	f a reserv		
0x08 Indicates there are eight supported MPU data region 7:1 reserved RO 0x00 Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bi		23:16		IREG	ION	F	20	0x00	pres Nurr This This	berved a ber of l field inc	with fut cross a r Regions licates th vays cor	ure prod read-mo ne numb ntains 0x	lucts, the dify-write per of sup 200. The I	value of operation ported N	f a reserv on. MPU inst	ved bit s	should be regions.
compatibility with future products, the value of a reserved bi									pres Num This This is de	hber of I field inc field alv escribed	v with fut cross a r Regions licates th vays cor by the I	ne numb ne numb ntains 0x	lucts, the dify-write per of sup 200. The I	value of operation ported N	f a reserv on. MPU inst	ved bit s	should be regions.
									pres Num This This is de Num Valu	herved and her of I field inc field alv escribed her of D ue Desc	with fut cross a r Regions licates th vays cor by the I D Region cription	ure prod ead-mo ne numb ttains 0x PREGION s	lucts, the dify-write ber of sup :00. The N of field.	value of operation ported N MPU me	f a reserv on. MPU inst emory ma	ved bit s ruction ap is ur	should be regions. ified and
0 SEPARATE RO 0 Separate or Unified MPU		15:8		DREG	IION	F	20	0x08	pres Num This This is de Num Valu 0x0 Soft	herved and her of I field inc field alw escribed her of D ue Desc 8 Indic ware sho patibility	with fut cross a r Regions licates th vays cor by the I 0 Region cription ates the ould not	ure prod read-mo ne numb ttains 0x REGION s re are ei rely on t ure prod	lucts, the dify-write ber of sup c00. The N of field. ight support the value lucts, the	value of operation ported M MPU me orted M orted M of a res value of	f a reserv on. MPU inst emory ma PU data erved bit f a reserv	ved bit s ruction ap is ur regions t. To pro	regions. ified and

0 Indicates the MPU is unified.

## Register 33: MPU Control (MPUCTRL), offset 0xD94

Note: This register can only be accessed from privileged mode.

The **MPUCTRL** register enables the MPU, enables the default memory map background region, and enables use of the MPU when in the hard fault, Non-maskable Interrupt (NMI), and **Fault Mask Register (FAULTMASK)** escalated handlers.

When the ENABLE and PRIVDEFEN bits are both set:

- For privileged accesses, the default memory map is as described in "Memory Model" on page 59. Any access by privileged software that does not address an enabled memory region behaves as defined by the default memory map.
- Any access by unprivileged software that does not address an enabled memory region causes a memory management fault.

Execute Never (XN) and Strongly Ordered rules always apply to the System Control Space regardless of the value of the ENABLE bit.

When the ENABLE bit is set, at least one region of the memory map must be enabled for the system to function unless the PRIVDEFEN bit is set. If the PRIVDEFEN bit is set and no regions are enabled, then only privileged software can operate.

When the ENABLE bit is clear, the system uses the default memory map, which has the same memory attributes as if the MPU is not implemented (see Table 2-5 on page 61 for more information). The default memory map applies to accesses from both privileged and unprivileged software.

When the MPU is enabled, accesses to the System Control Space and vector table are always permitted. Other areas are accessible based on regions and whether PRIVDEFEN is set.

Unless HFNMIENA is set, the MPU is not enabled when the processor is executing the handler for an exception with priority -1 or -2. These priorities are only possible when handling a hard fault or NMI exception or when **FAULTMASK** is enabled. Setting the HFNMIENA bit enables the MPU when operating with these two priorities.

#### MPU Control (MPUCTRL)

Offse	0xE000. t 0xD94 R/W, res	E000 et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	I	1	, , ,		1 1	rese	rved		1	I	r 1	ì	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											1	1			r	
			1	1			reserved							PRIVDEFEN	HFNMIENA	ENABLE
Туре	RO	RO	RO	RO	I I RO	RO	RO	RO	RO	RO	RO	RO	RO	PRIVDEFEN	HFNMIENA R/W	ENABLE R/W
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			

compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
2	PRIVDEFEN	R/W	0	MPU Default Region
				This bit enables privileged software access to the default memory map.
				Value Description
				0 If the MPU is enabled, this bit disables use of the default memory map. Any memory access to a location not covered by any enabled region causes a fault.
				1 If the MPU is enabled, this bit enables use of the default memory map as a background region for privileged software accesses.
				When this bit is set, the background region acts as if it is region number -1. Any region that is defined and enabled has priority over this default map.
				If the MPU is disabled, the processor ignores this bit.
1	HFNMIENA	R/W	0	MPU Enabled During Faults
				This bit controls the operation of the MPU during hard fault, NMI, and <b>FAULTMASK</b> handlers.
				Value Description
				0 The MPU is disabled during hard fault, NMI, and <b>FAULTMASK</b> handlers, regardless of the value of the ENABLE bit.
				1 The MPU is enabled during hard fault, NMI, and <b>FAULTMASK</b> handlers.
				When the MPU is disabled and this bit is set, the resulting behavior is unpredictable.
0	ENABLE	R/W	0	MPU Enable
				Value Description
				0 The MPU is disabled.
				1 The MPU is enabled.
				When the MPU is disabled and the HFNMIENA bit is set, the resulting behavior is unpredictable.

## Register 34: MPU Region Number (MPUNUMBER), offset 0xD98

Note: This register can only be accessed from privileged mode.

The **MPUNUMBER** register selects which memory region is referenced by the **MPU Region Base Address (MPUBASE)** and **MPU Region Attribute and Size (MPUATTR)** registers. Normally, the required region number should be written to this register before accessing the **MPUBASE** or the **MPUATTR** register. However, the region number can be changed by writing to the **MPUBASE** register with the VALID bit set (see page 135). This write updates the value of the REGION field.

MPU Region Number (MPUNUMBER)

Base 0xE000.E000

Offset 0xD98 Type R/W, reset 0x0000.0000

Type	Type TVW, Teset 0x0000.0000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	1				1 1	rese	erved		1	1	1	ı	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		r	1				reserved		ı – – – – –		1		1		NUMBER	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
B	Bit/Field		Nam	ie	Ту	ре	Reset	Des	scription							
	31:3 reserved		/ed	R	0 (	0x0000.000	con	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•		
	2:0		NUME	BER	R/	W	0x0	MP	U Region	to Acce	ess					
	2:0 NUMBER								s field ind <b>UATTR</b> re			0				

# Register 35: MPU Region Base Address (MPUBASE), offset 0xD9C Register 36: MPU Region Base Address Alias 1 (MPUBASE1), offset 0xDA4 Register 37: MPU Region Base Address Alias 2 (MPUBASE2), offset 0xDAC Register 38: MPU Region Base Address Alias 3 (MPUBASE3), offset 0xDB4

**Note:** This register can only be accessed from privileged mode.


The **MPUBASE** register defines the base address of the MPU region selected by the **MPU Region Number (MPUNUMBER)** register and can update the value of the **MPUNUMBER** register. To change the current region number and update the **MPUNUMBER** register, write the **MPUBASE** register with the VALID bit set.

The ADDR field is bits 31:*N* of the **MPUBASE** register. Bits (*N*-1):5 are reserved. The region size, as specified by the SIZE field in the **MPU Region Attribute and Size (MPUATTR)** register, defines the value of *N* where:

 $N = Log_2$  (Region size in bytes)

If the region size is configured to 4 GB in the **MPUATTR** register, there is no valid ADDR field. In this case, the region occupies the complete memory map, and the base address is 0x0000.0000.

The base address is aligned to the size of the region. For example, a 64-KB region must be aligned on a multiple of 64 KB, for example, at 0x0001.0000 or 0x0002.0000.



MPU Region Base Address (MPUBASE)

Bit/Field	Name	Туре	Reset	Description
4	VALID	WO	0	Region Number Valid
				Value Description
				0 The <b>MPUNUMBER</b> register is not changed and the processor updates the base address for the region specified in the <b>MPUNUMBER</b> register and ignores the value of the REGION field.
				1 The <b>MPUNUMBER</b> register is updated with the value of the REGION field and the base address is updated for the region specified in the REGION field.
				This bit is always read as 0.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	REGION	R/W	0x0	Region Number
				On a write, contains the value to be written to the <b>MPUNUMBER</b> register. On a read, returns the current region number in the <b>MPUNUMBER</b> register.

# Register 39: MPU Region Attribute and Size (MPUATTR), offset 0xDA0 Register 40: MPU Region Attribute and Size Alias 1 (MPUATTR1), offset 0xDA8 Register 41: MPU Region Attribute and Size Alias 2 (MPUATTR2), offset 0xDB0 Register 42: MPU Region Attribute and Size Alias 3 (MPUATTR3), offset 0xDB8

Note: This register can only be accessed from privileged mode.

The **MPUATTR** register defines the region size and memory attributes of the MPU region specified by the **MPU Region Number (MPUNUMBER)** register and enables that region and any subregions.

The **MPUATTR** register is accessible using word or halfword accesses with the most-significant halfword holding the region attributes and the least-significant halfword holds the region size and the region and subregion enable bits.

The MPU access permission attribute bits, XN, AP, TEX, S, C, and B, control access to the corresponding memory region. If an access is made to an area of memory without the required permissions, then the MPU generates a permission fault.

The SIZE field defines the size of the MPU memory region specified by the **MPUNUMBER** register as follows:

(Region size in bytes) = 2<sup>(SIZE+1)</sup>

The smallest permitted region size is 32 bytes, corresponding to a SIZE value of 4. Table 3-9 on page 137 gives example SIZE values with the corresponding region size and value of N in the **MPU Region Base Address (MPUBASE)** register.

SIZE Encoding	Region Size	Value of N <sup>a</sup>	Note
00100b (0x4)	32 B	5	Minimum permitted size
01001b (0x9)	1 KB	10	-
10011b (0x13)	1 MB	20	-
11101b (0x1D)	1 GB	30	-
11111b (0x1F)	4 GB	No valid ADDR field in <b>MPUBASE</b> ; the region occupies the complete memory map.	Maximum possible size

#### Table 3-9. Example SIZE Field Values

a. Refers to the N parameter in the MPUBASE register (see page 135).

#### MPU Region Attribute and Size (MPUATTR)

Base 0xE000.E000 Offset 0xDA0 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved		XN	reserved		AP	Ι	reser	rved		TEX		S	с	В
Туре	RO	RO	RO	R/W	RO	R/W	R/W	R/W	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	45		40	10		10	0	•	7	0	-		0	2		0
	15	14	13	12		10	9	8		6	5	4	3	2	1	0
				SF	RD			•	rese	rved			SIZE		•	ENABLE
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	XN	R/W	0	Instruction Access Disable
				Value Description
				0 Instruction fetches are enabled.
				1 Instruction fetches are disabled.
27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26:24	AP	R/W	0	Access Privilege
				For information on using this bit field, see Table 3-5 on page 89.
23:22	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
21:19	TEX	R/W	0x0	Type Extension Mask For information on using this bit field, see Table 3-3 on page 88.
18	S	R/W	0	Shareable For information on using this bit, see Table 3-3 on page 88.
17	С	R/W	0	Cacheable For information on using this bit, see Table 3-3 on page 88.
16	В	R/W	0	Bufferable
	_		ũ	For information on using this bit, see Table 3-3 on page 88.
15:8	SRD	R/W	0x00	Subregion Disable Bits
				Value Description
				0 The corresponding subregion is enabled.
				1 The corresponding subregion is disabled.
				Region sizes of 128 bytes and less do not support subregions. When writing the attributes for such a region, configure the SRD field as 0x00. See the section called "Subregions" on page 87 for more information.
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:1	SIZE	R/W	0x0	Region Size Mask
				The SIZE field defines the size of the MPU memory region specified by the <b>MPUNUMBER</b> register. Refer to Table 3-9 on page 137 for more information.

Bit/Field	Name	Туре	Reset	Description
0	ENABLE	R/W	0	Region Enable
				Value Description
				0 The region is disabled.
				1 The region is enabled.

# 4 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.


The Stellaris<sup>®</sup> JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Stellaris JTAG instructions select the Stellaris TDO outputs. The multiplexer is controlled by the Stellaris JTAG controller, which has comprehensive programming for the ARM, Stellaris, and unimplemented JTAG instructions.

The Stellaris JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
- ARM additional instructions: APACC, DPACC and ABORT
- Integrated ARM Serial Wire Debug (SWD)

See the *ARM*® *Debug Interface V5 Architecture Specification* for more information on the ARM JTAG controller.

# 4.1 Block Diagram



### Figure 4-1. JTAG Module Block Diagram

# 4.2 Signal Description

Table 4-1 on page 141 lists the external signals of the JTAG/SWD controller and describes the function of each. The JTAG/SWD controller signals are alternate functions for some GPIO signals, however note that the reset state of the pins is for the JTAG/SWD function. The column in the table below titled "Pin Assignment" lists the GPIO pin placement for the JTAG/SWD controller signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 242) is set to choose the JTAG/SWD function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 223.

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
SWCLK	40	I	TTL	JTAG/SWD CLK.
SWDIO	39	I/O	TTL	JTAG TMS and SWDIO.
SWO	37	0	TTL	JTAG TDO and SWO.
TCK	40	I	TTL	JTAG/SWD CLK.
TDI	38	I	TTL	JTAG TDI.
TDO	37	0	TTL	JTAG TDO and SWO.
TMS	39	I/O	TTL	JTAG TMS and SWDIO.
TRST	41	I	TTL	JTAG TRST.

Table 4-1. JTAG\_SWD\_SWO Signals (48QFP)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 4.3 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 4-1 on page 141. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 4-3 on page 146 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 486 for JTAG timing diagrams.

## 4.3.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST, TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 4-2 on page 142. Detailed information on each pin follows.

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TRST	Input	Enabled	Disabled	N/A	N/A
TCK	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

### Table 4-2. JTAG Port Pins Reset State

### 4.3.1.1 Test Reset Input (TRST)

The TRST pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When TRST is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while TRST is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the TRST pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

### 4.3.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between

components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source.

### 4.3.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 4-2 on page 144.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

### 4.3.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.

### 4.3.1.5 Test Data Output (TDO)


The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.


By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

## 4.3.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 4-2 on page 144. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR)

or the assertion of  $\overline{\text{TRST}}$ . Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.





## 4.3.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 146.

## 4.3.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be

considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

### 4.3.4.1 GPIO Functionality

When the microcontroller is reset with either a POR or  $\overline{RST}$ , the JTAG port pins default to their JTAG configurations. The default configuration includes enabling the pull-up resistors (setting **GPIOPUR** to 1 for PB7 and PC[3:0]) and enabling the alternate hardware function (setting **GPIOAFSEL** to 1 for PB7 and PC[3:0]) on the JTAG pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply  $\overline{\text{RST}}$  or power-cycle the part.

It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

#### 4.3.4.2 Communication with JTAG/SWD

Because the debug clock and the system clock can be running at different frequencies, care must be taken to maintain reliable communication with the JTAG/SWD interface. In the Capture-DR state, the result of the previous transaction, if any, is returned, together with a 3-bit ACK response. Software should check the ACK response to see if the previous operation has completed before initiating a new transaction. Alternatively, if the system clock is at least 8 times faster than the debug clock (TCK or SWCLK), the previous operation has enough time to complete and the ACK bits do not have to be checked.

#### 4.3.4.3 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The switching preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Capture IR, Exit1 IR, Update IR, Run Test Idle, Select DR, Select IR, Capture IR, Run Test Idle, Select DR, Select IR, and Test-Logic-Reset states.

Stepping through the JTAG TAP Instruction Register (IR) load sequences of the TAP state machine twice without shifting in a new instruction enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the *ARM® Debug Interface V5 Architecture Specification*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low

probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

# 4.4 Initialization and Configuration

After a Power-On-Reset or an external reset ( $\mathbb{RST}$ ), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins ( $\mathbb{PB7}$  and  $\mathbb{PC}[3:0]$ ) for their alternate function using the **GPIOAFSEL** register. In addition to enabling the alternate functions, any other changes to the GPIO pad configurations on the five JTAG pins ( $\mathbb{PB7}$  and  $\mathbb{PC}[3:0]$ ) should be reverted to their default settings.

# 4.5 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

# 4.5.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain connected between the JTAG TDI and TDO pins with a parallel load register. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 4-3 on page 146. A detailed explanation of each instruction, along with its associated Data Register, follows.

IR[3:0]	Instruction	Description
0000	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0001	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0010	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
1000	ABORT	Shifts data into the ARM Debug Port Abort Register.
1010	DPACC	Shifts data into and out of the ARM DP Access Register.
1011	APACC	Shifts data into and out of the ARM AC Access Register.
1110	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
1111	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that ${\tt TDI}$ is always connected to ${\tt TDO}.$

#### Table 4-3. JTAG Instruction Register Commands

# 4.5.1.1 EXTEST Instruction

The EXTEST instruction is not associated with its own Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows

tests to be developed that drive known values out of the controller, which can be used to verify connectivity. While the EXTEST instruction is present in the Instruction Register, the Boundary Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

### 4.5.1.2 INTEST Instruction

The INTEST instruction is not associated with its own Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable. While the INTEXT instruction is present in the Instruction Register, the Boundary Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

### 4.5.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 149 for more information.

### 4.5.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 149 for more information.

### 4.5.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 149 for more information.

### 4.5.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 149 for more information.

#### 4.5.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a Power-On-Reset (POR) is asserted, TRST is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 148 for more information.

#### 4.5.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 149 for more information.

### 4.5.2 Data Registers

The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

#### 4.5.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 4-3 on page 148. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x1BA0.0477. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.

#### Figure 4-3. IDCODE Register Format



## 4.5.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 4-4 on page 149. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.


#### Figure 4-4. BYPASS Register Format

# 4.5.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 4-5 on page 149. Each GPIO pin, starting with a GPIO pin next to the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as can be seen in the figure.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

#### Figure 4-5. Boundary Scan Register Format



### 4.5.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM® Debug Interface V5 Architecture Specification*.

#### 4.5.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM® Debug Interface V5 Architecture Specification*.

#### 4.5.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM® Debug Interface V5 Architecture Specification*.

# 5 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting.

# 5.1 Signal Description

Table 5-1 on page 150 lists the external signals of the System Control module and describes the function of each. The NMI signal is the alternate function for and functions as a GPIO after reset. under commit protection and require a special process to be configured as any alternate function or to subsequently return to the GPIO function. The column in the table below titled "Pin Assignment" lists the GPIO pin placement for the NMI signal. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 242) should be set to choose the NMI function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 223. The remaining signals (with the word "fixed" in the Pin Assignment column) have a fixed pin assignment and function.

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
OSC0	9	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	10	0	, v	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
RST	5	I	TTL	System reset input.

#### Table 5-1. System Control & Clocks Signals (48QFP)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 5.2 Functional Description

The System Control module provides the following capabilities:

- Device identification (see "Device Identification" on page 150)
- Local control, such as reset (see "Reset Control" on page 150), power (see "Power Control" on page 155) and clock control (see "Clock Control" on page 155)
- System control (Run, Sleep, and Deep-Sleep modes); see "System Control" on page 158

# 5.2.1 Device Identification

Several read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the **DID0**, **DID1**, and **DC0-DC4** registers.

# 5.2.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

### 5.2.2.1 Reset Sources

The controller has six sources of reset:

**1.** External reset input pin ( $\overline{RST}$ ) assertion; see "External  $\overline{RST}$  Pin" on page 152.

- 2. Power-on reset (POR); see "Power-On Reset (POR)" on page 151.
- 3. Internal brown-out (BOR) detector; see "Brown-Out Reset (BOR)" on page 153.
- 4. Software-initiated reset (with the software reset registers); see "Software Reset" on page 154.
- 5. A watchdog timer reset condition violation; see "Watchdog Timer Reset" on page 154.
- 6. Internal low drop-out (LDO) regulator output.

Table 5-2 provides a summary of results of the various reset operations.

#### Table 5-2. Reset Sources

Reset Source	Core Reset?	JTAG Reset?	On-Chip Peripherals Reset?
Power-On Reset	Yes	Yes	Yes
RST	Yes	Pin Config Only	Yes
Brown-Out Reset	Yes	No	Yes
Software System Request Reset <sup>a</sup>	Yes	No	Yes
Software Peripheral Reset	No	No	Yes <sup>b</sup>
Watchdog Reset	Yes	No	Yes
LDO Reset	Yes	No	Yes

a. By using the SYSRESREQ bit in the ARM Cortex-M3 **Application Interrupt and Reset Control (APINT)** register b. Programmable on a module-by-module basis using the Software Reset Control Registers.

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

**Note:** The main oscillator is used for external resets and power-on resets; the internal oscillator is used during the internal process by internal reset and clock verification circuitry.

#### 5.2.2.2 Power-On Reset (POR)

Note: The power-on reset also resets the JTAG controller. An external reset does not.

The internal Power-On Reset (POR) circuit monitors the power supply voltage ( $V_{DD}$ ) and generates a reset signal to all of the internal logic including JTAG when the power supply ramp reaches a threshold value ( $V_{TH}$ ). The microcontroller must be operating within the specified operating parameters when the on-chip power-on reset pulse is complete. The 3.3-V power supply to the microcontroller must reach 3.0 V within 10 msec of  $V_{DD}$  crossing 2.0 V to guarantee proper operation. For applications that require the use of an external reset signal to hold the microcontroller in reset longer than the internal POR, the  $\overline{RST}$  input may be used as discussed in "External RST Pin" on page 152.

The Power-On Reset sequence is as follows:

- **1.** The microcontroller waits for internal POR to go inactive.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.


The internal POR is only active on the initial power-up of the microcontroller. The Power-On Reset timing is shown in Figure 17-6 on page 489.

# 5.2.2.3 External RST Pin

**Note:** It is recommended that the trace for the  $\overline{RST}$  signal must be kept as short as possible. Be sure to place any components connected to the  $\overline{RST}$  signal as close to the microcontroller as possible.

If the application only uses the internal POR circuit, the  $\overline{RST}$  input must be connected to the power supply (V<sub>DD</sub>) through an optional pull-up resistor (0 to 100K  $\Omega$ ) as shown in Figure 5-1 on page 152.

#### Figure 5-1. Basic RST Configuration




 $R_{PU}$  = 0 to 100 k $\Omega$ 

The external reset pin ( $\overline{RST}$ ) resets the microcontroller including the core and all the on-chip peripherals except the JTAG TAP controller (see "JTAG Interface" on page 140). The external reset sequence is as follows:

- 1. The external reset pin (RST) is asserted for the duration specified by T<sub>MIN</sub> and then de-asserted (see "Reset" on page 488).
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

To improve noise immunity and/or to delay reset at power up, the  $\overline{RST}$  input may be connected to an RC network as shown in Figure 5-2 on page 152.

#### Figure 5-2. External Circuitry to Extend Power-On Reset




 $R_{PU}$  = 1 k $\Omega$  to 100 k $\Omega$ 

 $C_1 = 1 \text{ nF to } 10 \mu \text{F}$ 

If the application requires the use of an external reset switch, Figure 5-3 on page 153 shows the proper circuitry to use.





Typical R<sub>PU</sub> = 10 kΩ

Typical R<sub>S</sub> = 470 Ω

C<sub>1</sub> = 10 nF

The  $R_{PU}$  and  $C_1$  components define the power-on delay.

The external reset timing is shown in Figure 17-5 on page 489.

### 5.2.2.4 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if the power supply  $(V_{DD})$  drops below a brown-out threshold voltage  $(V_{BTH})$ . The circuit is provided to guard against improper operation of logic and peripherals that operate off the power supply voltage  $(V_{DD})$  and not the LDO voltage. If a brown-out condition is detected, the system may generate a controller interrupt or a system reset. The BOR circuit has a digital filter that protects against noise-related detection for the interrupt condition. This feature may be optionally enabled.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset.

The brown-out reset sequence is as follows:

- 1. When  $V_{DD}$  drops below  $V_{BTH}$ , an internal BOR condition is set.
- 2. If the BORWT bit in the **PBORCTL** register is set and BORIOR is not set, the BOR condition is resampled, after a delay specified by BORTIM, to determine if the original condition was caused by noise. If the BOR condition is not met the second time, then no further action is taken.
- 3. If the BOR condition exists, an internal reset is asserted.
- 4. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.
- 5. The internal BOR condition is reset after 500  $\mu$ s to prevent another BOR condition from being set before software has a chance to investigate the original cause.

The internal Brown-Out Reset timing is shown in Figure 17-7 on page 489.

### 5.2.2.5 Software Reset

Software can reset a specific peripheral or generate a reset to the entire system .

Peripherals can be individually reset by software via three registers that control reset signals to each peripheral (see the **SRCRn** registers). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 158). Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset is initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- **3.** The internal reset is deasserted and the controller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 17-8 on page 490.

#### 5.2.2.6 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- **3.** The internal reset is released and the controller loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The watchdog reset timing is shown in Figure 17-9 on page 490.

#### 5.2.2.7 Low Drop-Out (LDO)

A reset can be initiated when the internal low drop-out (LDO) regulator output goes unregulated. This is initially disabled and may be enabled by software. LDO is controlled with the **LDO Power Control (LDOPCTL)** register. The LDO reset sequence is as follows:

- 1. LDO goes unregulated and the LDOARST bit in the LDOARST register is set.
- 2. An internal reset is asserted.

**3.** The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The LDO reset timing is shown in Figure 17-10 on page 490.

### 5.2.3 Power Control

The Stellaris<sup>®</sup> microcontroller provides an integrated LDO regulator that is used to provide power to the majority of the controller's internal logic. For power reduction, the LDO regulator provides software a mechanism to adjust the regulated value, in small increments (VSTEP), over the range of 2.25 V to 2.75 V (inclusive)—or 2.5 V  $\pm$  10%. The adjustment is made by changing the value of the VADJ field in the **LDO Power Control (LDOPCTL)** register.

# 5.2.4 Clock Control

System control determines the control of clocks in this part.

#### 5.2.4.1 Fundamental Clock Sources

There are multiple clock sources for use in the device:

- Internal Oscillator (IOSC). The internal oscillator is an on-chip clock source. It does not require the use of any external components. The frequency of the internal oscillator is 12 MHz ± 30%.
- Main Oscillator (MOSC). The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins. The crystal value allowed depends on whether the main oscillator is used as the clock reference source to the PLL. If so, the crystal must be one of the supported frequencies between 3.579545 MHz through 8.192 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 8.192 MHz. The single-ended clock source range is from DC through the specified speed of the device. The supported crystals are listed in the XTAL bit field in the RCC register (see page 170).

The internal system clock (SysClk), is derived from any of the above sources plus two others: the output of the main internal PLL, and the internal oscillator divided by four (3 MHz  $\pm$  30%). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 8.192 MHz (inclusive). Table 5-3 on page 155 shows how the various clock sources can be used in a system.

Clock Source	Drive PLL?		Used as SysClk?		
Internal Oscillator (12 MHz)	Yes	BYPASS = 0, OSCSRC = 0x1	Yes	BYPASS = 1, OSCSRC = 0x1	
Internal Oscillator divide by 4 (3 MHz)	Yes	BYPASS = $0$ , OSCSRC = $0x2$	Yes	BYPASS = 1, OSCSRC = 0x2	
Main Oscillator	Yes	BYPASS = $0$ , OSCSRC = $0x0$	Yes	BYPASS = 1, OSCSRC = 0x0	

#### Table 5-3. Clock Source Options

### 5.2.4.2 Clock Configuration

Nearly all of the control for the clocks is provided by the **Run-Mode Clock Configuration (RCC)** register. This register controls the following clock functionality:


• Source of clocks in sleep and deep-sleep modes

- System clock derived from PLL or other clock source
- Enabling/disabling of oscillators and PLL
- Clock divisors
- Crystal input selection

Figure 5-4 on page 156 shows the logic for the main clock tree. The peripheral blocks are driven by the system clock signal and can be individually enabled/disabled. The ADC clock signal is automatically divided down to 16.67 MHz for proper ADC operation.

Note: When the ADC module is in operation, the system clock must be at least 16.667 MHz.





a. These are bit fields within the Run-Mode Clock Configuration (RCC) register.

In the **RCC** register, the SYSDIV field specifies which divisor is used to generate the system clock from either the PLL output or the oscillator source (depending on how the BYPASS bit in this register is configured). Table 5-4 shows how the SYSDIV encoding affects the system clock frequency, depending on whether the PLL is used (BYPASS=0) or another clock source is used (BYPASS=1). The divisor is equivalent to the SYSDIV encoding plus 1. For a list of possible clock sources, see Table 5-3 on page 155.

SYSDIV	Divisor	Frequency (BYPASS=0)	Frequency (BYPASS=1)	StellarisWare Parameter <sup>a</sup>
0x0	/1	reserved	Clock source frequency/2	SYSCTL_SYSDIV_1b
0x1	/2	reserved	Clock source frequency/2	SYSCTL_SYSDIV_2
0x2	/3	reserved	Clock source frequency/3	SYSCTL_SYSDIV_3
0x3	/4	reserved	Clock source frequency/4	SYSCTL_SYSDIV_4
0x4	/5	reserved	Clock source frequency/5	SYSCTL_SYSDIV_5
0x5	/6	reserved	Clock source frequency/6	SYSCTL_SYSDIV_6
0x6	/7	reserved	Clock source frequency/7	SYSCTL_SYSDIV_7
0x7	/8	25 MHz	Clock source frequency/8	SYSCTL_SYSDIV_8
0x8	/9	reserved	Clock source frequency/9	SYSCTL_SYSDIV_9
0x9	/10	20 MHz	Clock source frequency/10	SYSCTL_SYSDIV_10
0xA	/11	18.18 MHz	Clock source frequency/11	SYSCTL_SYSDIV_11

Table 5-4. Possible System	<b>Clock Frequencies</b>	Using the SYSDIV Field
	a a a a a a a a a a a a a a a a a a a	

SYSDIV	Divisor	Frequency (BYPASS=0)	Frequency (BYPASS=1)	StellarisWare Parameter <sup>a</sup>
0xB	/12	16.67 MHz	Clock source frequency/12	SYSCTL_SYSDIV_12
0xC	/13	15.38 MHz	Clock source frequency/13	SYSCTL_SYSDIV_13
0xD	/14	14.29 MHz	Clock source frequency/14	SYSCTL_SYSDIV_14
0xE	/15	13.33 MHz	Clock source frequency/15	SYSCTL_SYSDIV_15
0xF	/16	12.5 MHz (default)	Clock source frequency/16	SYSCTL_SYSDIV_16

#### Table 5-4. Possible System Clock Frequencies Using the SYSDIV Field (continued)

a. This parameter is used in functions such as SysCtlClockSet() in the Stellaris Peripheral Driver Library.

b. SYSCTL\_SYSDIV\_1 does not set the USESYSDIV bit. As a result, using this parameter without enabling the PLL results in the system clock having the same frequency as the clock source.

#### 5.2.4.3 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 8.192 MHz, otherwise, the range of supported crystals is 1 to 8.192 MHz.

The XTAL bit in the **RCC** register (see page 170) describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

#### 5.2.4.4 Main PLL Frequency Configuration

The main PLL is disabled by default during power-on reset and is enabled later by software if required. Software configures the main PLL input reference clock source, specifies the output divisor to set the system clock frequency, and enables the main PLL to drive the output.

If the main oscillator provides the clock reference to the main PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation** (**PLLCFG**) register (see page 173). The internal translation provides a translation within  $\pm$  1% of the targeted PLL VCO frequency.

The Crystal Value field (XTAL) in the **Run-Mode Clock Configuration (RCC)** register (see page 170) describes the available crystal choices and default programming of the **PLLCFG** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

#### 5.2.4.5 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the **RCC** register fields (see page 170).

#### 5.2.4.6 PLL Operation

If a PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is  $T_{READY}$  (see Table 17-7 on page 486). During the relock time, the affected PLL is not usable as a clock reference.

PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the  $T_{READY}$  requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at an 8.192 MHz external oscillator clock). Hardware is provided to keep the PLL from being used as a system clock until the  $T_{READY}$  condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC** register is switched to use the PLL.

If the main PLL is enabled and the system clock is switched to use the PLL in one step, the system control hardware continues to clock the controller from the oscillator selected by the **RCC** register until the main PLL is stable ( $T_{READY}$  time met), after which it changes to the PLL. Software can use many methods to ensure that the system is clocked from the main PLL, including periodically polling the PLLLRIS bit in the **Raw Interrupt Status (RIS)** register, and enabling the PLL Lock interrupt.

#### 5.2.4.7 Clock Verification Timers

There are three identical clock verification circuits that can be enabled though software. The circuit checks the faster clock by a slower clock using timers:

- The main oscillator checks the PLL.
- The main oscillator checks the internal oscillator.
- The internal oscillator divided by 64 checks the main oscillator.

If the verification timer function is enabled and a failure is detected, the main clock tree is immediately switched to a working clock and an interrupt is generated to the controller. Software can then determine the course of action to take. The actual failure indication and clock switching does not clear without a write to the **CLKVCLR** register, an external reset, or a POR reset. The clock verification timers are controlled by the PLLVER, IOSCVER, and MOSCVER bits in the **RCC** register.

### 5.2.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively. The **DC1**, **DC2** and **DC4** registers act as a write mask for the **RCGCn**, **SCGCn**, and **DCGCn** registers.

There are three levels of operation for the device defined as:

- Run Mode. In Run mode, the controller actively executes code. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor and the memory subsystem are not clocked and therefore no longer execute code. Sleep mode is entered by the Cortex-M3 core executing a WFI(Wait for Interrupt) instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See "Power Management" on page 77 for more details.

Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

**Deep-Sleep Mode.** In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the device to Run mode from one of the sleep modes. Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See "Power Management" on page 77

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware will power the PLL down. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration.

Caution – If the Cortex-M3 Debug Access Port (DAP) has been enabled, and the device wakes from a low power sleep or deep-sleep mode, the core may start executing code before all clocks to peripherals have been restored to their run mode configuration. The DAP is usually enabled by software tools accessing the JTAG or SWD interface when debugging or flash programming. If this condition occurs, a Hard Fault is triggered when software accesses a peripheral with an invalid clock.

A software delay loop can be used at the beginning of the interrupt routine that is used to wake up a system from a WFI (Wait For Interrupt) instruction. This stalls the execution of any code that accesses a peripheral register that might cause a fault. This loop can be removed for production software as the DAP is most likely not enabled during normal execution.

Because the DAP is disabled by default (power on reset), the user can also power-cycle the device. The DAP is not enabled unless it is enabled through the JTAG or SWD interface.

# 5.3 Initialization and Configuration

for more details.

The PLL is configured using direct register writes to the **RCC** register. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the **RCC** register. This configures the system to run off a "raw" clock source and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN and OEN bits in RCC. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN and OEN bits powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC.

**Note:** If the BYPASS bit is cleared before the PLL locks, it is possible to render the device unusable.

# 5.4 Register Map

Table 5-5 on page 160 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

**Note:** Spaces in the System Control register space that are not used are reserved for future or internal use. Software should not modify any reserved memory address.

Offset	Name	Туре	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	162
0x004	DID1	RO	-	Device Identification 1	177
0x008	DC0	RO	0x000F.0007	Device Capabilities 0	179
0x010	DC1	RO	0x0001.72BF	Device Capabilities 1	180
0x014	DC2	RO	0x0007.1013	Device Capabilities 2	182
0x018	DC3	RO	0xBFFF.0000	Device Capabilities 3	184
0x01C	DC4	RO	0x0000.001F	Device Capabilities 4	186
0x030	PBORCTL	R/W	0x0000.7FFD	Power-On and Brown-Out Reset Control	164
0x034	LDOPCTL	R/W	0x0000.0000	LDO Power Control	165
0x040	SRCR0	R/W	0x00000000	Software Reset Control 0	203
0x044	SRCR1	R/W	0x00000000	Software Reset Control 1	204
0x048	SRCR2	R/W	0x00000000	Software Reset Control 2	205
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	166
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	167
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	168
0x05C	RESC	R/W	-	Reset Cause	169
0x060	RCC	R/W	0x0780.3AC0	Run-Mode Clock Configuration	170
0x064	PLLCFG	RO	-	XTAL to PLL Translation	173
0x100	RCGC0	R/W	0x00000040	Run Mode Clock Gating Control Register 0	187
0x104	RCGC1	R/W	0x00000000	Run Mode Clock Gating Control Register 1	192
0x108	RCGC2	R/W	0x00000000	Run Mode Clock Gating Control Register 2	198
0x110	SCGC0	R/W	0x00000040	Sleep Mode Clock Gating Control Register 0	189
0x114	SCGC1	R/W	0x00000000	Sleep Mode Clock Gating Control Register 1	194
0x118	SCGC2	R/W	0x00000000	Sleep Mode Clock Gating Control Register 2	199
0x120	DCGC0	R/W	0x00000040	Deep Sleep Mode Clock Gating Control Register 0	191

Table 5-5. System Control Register Map

Offset	Name	Туре	Reset	Description	See page
0x124	DCGC1	R/W	0x0000000	Deep Sleep Mode Clock Gating Control Register 1	196
0x128	DCGC2	R/W	0x0000000	Deep Sleep Mode Clock Gating Control Register 2	201
0x144	DSLPCLKCFG	R/W	0x0780.0000	Deep Sleep Clock Configuration	174
0x150	CLKVCLR	R/W	0x0000.0000	Clock Verification Clear	175
0x160	LDOARST	R/W	0x0000.0000	Allow Unregulated LDO to Reset the Part	176

# 5.5 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

# Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the microcontroller. Each microcontroller is uniquely identified by the combined values of the CLASS field in the **DID0** register and the PARTNO field in the **DID1** register.

уре	t 0x000 RO, reset	t -														
ſ	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved		VER	I			• •			rese	rved			•	•	•
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ		1 1	MA	JOR		r r					MIN	NOR	1	1	1
ype eset	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -
E	Bit/Field		Nam	e	Ту	pe	Reset	Desc	cription							
	31		reserv	ved	R	0	0	com	patibility	with fut	ire produ	ucts, the	of a res value of operation	a reserv	•	
	30:28 VER						DID0 Version									
	30:28		VEF	र	R	0	0x0	DID	0 Versio	า						
	30:28		VEF	२	R	0	0x0	This	field def	ines the		-	mat vers is encod			ı numb
	30:28		VEF	2	R	0	0x0	This is nu	field def	ines the he value		-				numb
	30:28		VEF	र	R	0	0x0	This is nu	field def imeric. T ie Desc Initia	ines the he value ription	e of the v	VER field		ded as fo	ollows:	ı numb
	30:28 27:16		VEF		R		0x0 0x0	This is nu Valu 0x0 Softw	field def imeric. T ue Desc Initia Sanc ware sho	ines the he value ription <b>DID0</b> re storm-cl	e of the version of t	VER field ormat def ces.	is encoo finition fo of a res	ded as fo or Stellar erved bi	ollows: ˈis® t. To pro	vide
								This is nu Valu 0x0 Softw com	field def umeric. 1 ue Desc Initia Sanc ware sho patibility	ines the he value ription <b>DID0</b> re lstorm-cl puld not with fut	e of the t egister fo ass devi rely on th ure produ	VER field ormat def ces. he value ucts, the	is encoo	ded as fo or Stellar erved bi	ollows: ˈis® t. To pro	vide
				ved		0		This is nu Valu 0x0 Softv compres	field def umeric. 1 ue Desc Initia Sanc ware sho patibility	ines the 'he value ription <b>DID0</b> re lstorm-cl build not with future cross a r	e of the t egister fo ass devi rely on th ure produ	VER field ormat def ces. he value ucts, the	is encod finition fo of a res value of	ded as fo or Stellar erved bi	ollows: ˈis® t. To pro	vide
	27:16		reserv	ved	R	0		This is nu Valu 0x0 Softv com pres Majo This revis num	field def imeric. T ue Desc Initia Sanc ware sho patibility erved ac or Revisi field spo sion refle ber is in	ines the 'he value ription <b>DID0</b> restorm-cl build not with future cross a r on ecifies the cts chan dicated i	e of the v egister fo ass devi rely on th ure produ ead-mod e major ges to ba n the pan	VER field rrmat def ces. he value ucts, the dify-write revision ase layer rt numbe	is encod finition fo of a res value of	ded as fo or Stellar erved bi i a reser on. of the d lesign. T tter (A fo	ollows: is® t. To pro ved bit s evice. TI he major pr first re	vide hould he maj
	27:16		reserv	ved	R	0		This is nu Valu 0x0 Softv comp pres Majo This revis num for s	field def imeric. T ue Desc Initia Sanc ware sho patibility erved ac or Revisi field spo sion refle ber is in	ines the 'he value ription <b>DID0</b> restorm-cl build not with future cross a r on ecifies the cts chan dicated is and so o	e of the v egister fo ass devi rely on th ure produ ead-mod e major ges to ba n the pan	VER field rrmat def ces. he value ucts, the dify-write revision ase layer rt numbe	is encod finition for of a res value of operation number s of the d er as a le	ded as fo or Stellar erved bi i a reser on. of the d lesign. T tter (A fo	ollows: is® t. To pro ved bit s evice. TI he major pr first re	vide hould he maj
	27:16		reserv	ved	R	0		This is nu Valu 0x0 Softv comp pres Majo This revis num for s	field def imeric. T ue Desc Initia Sanc ware sho patibility erved ac or Revisi field sp sion refle ber is in- econd, a ue Desc	ines the 'he value ription <b>DID0</b> re storm-cl build not with futu- cross a r on ecifies the cts chan dicated iand so o ription	e of the v egister fo ass devi rely on th ure produ ead-mod e major ges to ba n the pan	VER field ormat def ces. he value ucts, the dify-write revision revision revision field is el	is encod finition for of a res value of operation number s of the d er as a le	ded as fo or Stellar erved bi i a reser on. of the d lesign. T tter (A fo	ollows: is® t. To pro ved bit s evice. TI he major pr first re	vide hould he ma
	27:16		reserv	ved	R	0		This is nu Valu 0x0 Softv com pres Majc This revis num for s Valu	field def umeric. T ue Desc Initia Sanc ware sho patibility erved ac or Revisi field sp sion refle ber is in- econd, a ue Desc Revis	ines the 'he value ription <b>DID0</b> re- lstorm-cl ould not with futu- cross a r on ecifies the cts chan dicated i and so o ription sion A (in	e of the v egister fo ass devi rely on th ure produ ead-mod e major ges to ba n the pai n the pai n). This f	VER field rmat def ces. he value ucts, the dify-write revision ise layer t numbe field is en ice)	is encod finition for of a res value of operation number s of the d er as a le ncoded a	ded as fo or Stellar erved bi i a reser on. of the d lesign. T tter (A fo	ollows: is® t. To pro ved bit s evice. TI he major pr first re	vide hould he ma

Bit/Field	Name	Туре	Reset	Description
7:0	MINOR	RO	-	Minor Revision
				This field specifies the minor revision number of the device. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:
				Value Description
				0x0 Initial device, or a major revision update.
				0x1 First metal layer change.
				0x2 Second metal layer change.
				and so on.

# Register 2: Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Power-On and Brown-Out Reset Control (PBORCTL)	
Base 0x400F.E000 Offset 0x030	
Type R/W, reset 0x0000.7FFD	

Type	R/W, res	et 0x0000	)./FFD													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1		1	1 1	rese	erved	1	1	1			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	r		1	BORT	ГІМ	ı	I	1	1	1	1	BORIOR	BORWT
Type Reset	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:16		reserv	ved	R	0	0x0	con		with fut	ure prod	ucts, the	value of	a reser	t. To prov ved bit sh	
	15:2		BORT	ГІМ	R	W	0x1FFF	This	•	ecifies the					ks delaye	d before
								The inte		this field llator (IO	d is deriv SC) frec	red by th Juency o	et <sub>BOR</sub> w	/idth of §	500 µs ar . At +30%	
	1		BORI	OR	R	Ŵ	0	BOI	R Interru	pt or Res	set					
									s bit cont et is sign				0		ontroller.	lf set, a
	0		BOR	ΝT	R/	Ŵ	1	BOI	R Wait a	nd Chec	k for Noi	se				
									s bit spec ot set.	ifies the	response	e to a bro	wn-out s	ignal as	sertion if	BORIOR
								BOR a Bo	TIM IOS	C period	ds and re gnalled.	esamples	s the BO	R outpu	ontroller t. If still a e initial as	sserted,
								If B	orwt i <b>s (</b>	), BOR a	ssertion	s do not	resampl	e the ou	tput and	any

If BORWT is 0, BOR assertions do not resample the output and any condition is reported immediately if enabled.

# Register 3: LDO Power Control (LDOPCTL), offset 0x034

The <code>VADJ</code> field in this register adjusts the on-chip output voltage (V $_{OUT}$ ).

offse ype	0x400F.E t 0x034 R/W, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1	• •	rese	rved	•	•	1		1	1	
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1		rese	rved	1 1		1	1		1	. VA	ADJ	1	1
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:6		reserv	ved	R	0	0	com	patibilit	ould not y with fut across a r	ure prod	ucts, the	value of	a reserv		
	5:0		VAD	).1	R		00									
			V/ (L	/0	1.0	VV	0x0	LDC	Outpu	t Voltage						
			<b>v</b> , (2		10	vv	UXU	This	field se	t Voltage ets the on eld are pr	-chip ou		age. The	e progran	nming va	alues f
						vv	UXU	This	field se VADJ fie	ets the on	-chip ou ovided b		age. The	e progran	nming va	alues f
						vv	UXU	This the	s field se VADJ fie ue	ets the on eld are pr	-chip ou ovided b		age. The	progran	nming va	alues f
						vv	UXU	This the Valu	s field se VADJ fie ue	ets the on eld are pr V <sub>OUT</sub> (V	-chip ou ovided b		age. The	e progran	nming va	alues f
						vv	UXU	This the Valu 0x0	s field se VADJ fie ue 10	ets the on eld are pr V <sub>OUT</sub> (V 2.50	-chip ou ovided b		age. The	progran	nming va	alues f
						vv	UXU	This the Valu 0x0 0x0	s field se VADJ fie ue 00 11	ets the on eld are pr V <sub>OUT</sub> (V 2.50 2.45	-chip ou ovided b		age. The	e progran	nming va	alues f
						vv	UXU	This the Valu 0x0 0x0 0x0	s field se VADJ fie 00 01 02 03	ets the on eld are pr V <sub>OUT</sub> (V 2.50 2.45 2.40	-chip ou ovided b		age. The	e progran	nming va	alues f
						vv	UXU	This the Valu 0x0 0x0 0x0 0x0	tield se vadu fie ue 10 11 12 13 14	ets the on eld are pr V <sub>OUT</sub> (V 2.50 2.45 2.40 2.35	-chip ou ovided b		age. The	e progran	nming va	alues f
						vv	UXU	This the 0x0 0x0 0x0 0x0 0x0 0x0 0x0	i field se vadj fie ue 10 11 12 13 14 15	ets the on eld are pr 2.50 2.45 2.40 2.35 2.30	-chip ou ovided b		age. The	e progran	nming va	alues f
						vv	UXU	This the 0x0 0x0 0x0 0x0 0x0 0x0 0x0	6 field se vadj fie ue 10 11 12 13 14 15 16-0x3F	tts the on eld are pr V <sub>OUT</sub> (V 2.50 2.45 2.40 2.35 2.30 2.25	-chip ou ovided b		age. The	e progran	nming va	alues f
						vv	UXU	This the 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0	6 field se VADJ fie 10 11 12 13 14 15 16-0x3F B	the one of	-chip ou ovided b		age. The	e progran	nming va	alues f
						vv	UXU	This the Value 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x	6 field se vadj fie 10 11 12 13 14 15 16-0x3F B C	tts the on eld are pr V <sub>OUT</sub> (V 2.50 2.45 2.40 2.35 2.30 2.25 Reserve 2.75	-chip ou ovided b		age. The	e progran	nming va	alues f
						vv	UXU	This the 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x	6 field se vadj fie ue 10 11 12 13 14 15 16-0x3F B C D	tts the on eld are pr V <sub>OUT</sub> (V 2.50 2.45 2.40 2.35 2.30 2.25 Reserve 2.75 2.70	-chip ou ovided b		age. The	e progran	nming va	alues 1

Raw Interrupt Status (RIS)

# Register 4: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

Offse	0x400F.E t 0x050 RO, rese		0.0000	,												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ			1		· ·		т т	rese	rved	1			1		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ĺ	1	ſ	1		reserved		т т			PLLLRIS	CLRIS	IOFRIS	MOFRIS	LDORIS	BORRIS	PLLFRIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	ie	Тур	e	Reset	Des	cription							
	31:7		reserv	/ed	R	C	0	com	patibility	ould not with futu cross a re	ure produ	ucts, the	value of	a reserv		
	6		PLLLF	ิรเร	R	C	0			aw Interre et when ti			imer ass	erts.		
	5		CLR	IS	R	C	0			it Raw In et if the L	•		t asserts			
	4		IOFR	lS	R	C	0			illator Fa et if an inf		•		etected.		
	3		MOFF	ิสเร	R	C	0			tor Fault et if a ma				ed.		
	2		LDOF	RIS	R	C	0			Unregula et if a LD						
	1		BORF	RIS	R	D	0	This a bro from bit ir	bit is th own-out the bro	Reset Ra e raw intr conditior wn-out de register	errupt st n is curre etection o	atus for ently acti circuit. A	any brov ve. This n interrup	is an uni ot is repo	registere rted if the	d signal BORIM
	0		PLLFI	ิสเร	R	C	0			aw Interr et if a PLI	•		d (stops	oscillatin	g).	

# Register 5: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

Interrupt Mask Control (IMC) Base 0x400F.E000

Offset 0x054 Type R/W, reset 0x0000.0000

Type	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	1		1		1 1		1 1		rved				1		1	
<b>І</b> Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_ l					reserved				L	PLLLIM	CLIM	IOFIM	MOFIM	LDOIM	BORIM	PLLFIM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	Bit/Field		Nam	ne	Тур	e	Reset	Des	cription							
	31:7		reser	ved	R		0	Soft corr	ware shi patibility	ould not i with futu cross a re	ire produ	ucts, the	value of	a reserv		
	6		PLLL	.IM	R/\	N	0	PLL	Lock In	terrupt M	ask					
								inte	rrupt. If s	ifies whe set, an int n interrup	errupt is	genera	ted if PL			
	5		CLI	M	R۸	N	0	Cur	rent Limi	t Interrup	t Mask					
								con	troller int	cifies whe errupt. If n interrup	set, an	interrupt	is gener			
	4		IOFI	М	R/\	N	0	Inte	rnal Osc	illator Fa	ult Interr	upt Mas	k			
								to a	controlle	ifies whet er interrup n interrup	ot. If set,	an interi	rupt is ge			
	3		MOF	IM	R/\	N	0	Mai	n Oscilla	tor Fault	Interrup	t Mask				
								to a	controlle	cifies whe er interrup n interrup	ot. If set,	an interi	rupt is ge			
	2		LDO	IM	R/\	N	0	LDC	) Power	Unregula	ted Inte	rrupt Ma	isk			
								pror	noted to	cifies whe a contro et; other	ller inter	rupt. If s	et, an int	errupt is	generat	
	1		BOR	IM	R/\	N	0	Brov	wn-Out F	Reset Inte	errupt M	ask				
								con	troller int	cifies whe errupt. If n interrup	set, an	interrupt	is gener			
	0		PLLF	IM	R/\	N	0	PLL	Fault In	terrupt M	ask					
								inte	rrupt. If s	ifies whet set, an inf is not ger	errupt is	genera		•		

# **Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058**

On a read, this register gives the current masked status value of the corresponding interrupt. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the **RIS** register (see page 166).

#### Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000

Offset 0x058 Type R/W1C, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	1	[	1 1				г т	resei	rved	1 1	1	ſ	ı		1 1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	1	ſ	1 1		reserved		т т	п		PLLLMIS	CLMIS	IOFMIS	MOFMIS	LDOMIS	BORMIS	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	RO 0
В	lit/Field		Nam	ie	Тур	be	Reset	Desc	cription							
	31:7		reserv	/ed	R	C	0	com	patibility	ould not r with futu cross a re	ire produ	ucts, the	value of	a reserv		
	6		PLLLN	MIS	R/W	'1C	0	This	bit is set	asked Int t when the 1 to this b	PLL T <sub>R</sub>		er assert	s. The in	terrupt is	cleared
	5		CLM	IS	R/W	'1C	0	This	bit is se	t Maskec et if the LI 1 to this b	DO's CL			. The inte	errupt is	cleared
	4		IOFM	IIS	R/W	1C	0	This	bit is se	illator Fa et if an int vriting a 1	ernal os	cillator f	•		The inter	rupt is
	3		MOF	AIS	R/W	'1C	0	This	bit is se	tor Fault t if a main 1 to this t	oscillato			d. The int	terrupt is	cleared
	2		LDON	/IS	R/W	'1C	0	This	bit is se	Unregula et if LDO   o this bit.			•		pt is clea	ared by
	1		BORN	ЛIS	R/W	'1C	0	This set, a BOR	bit is th a brown IM bit in	d Interrup e masked -out cond the IMC r eared. Th	d interru dition wa register i	pt status is detect s set and	ed. An ir	nterrupt i LIOR bit i	s reporte n the <b>PB</b>	ed if the ORCTL
	0		reserv	/ed	R	C	0			ould not r with futu						

preserved across a read-modify-write operation.

# Register 7: Reset Cause (RESC), offset 0x05C

This field specifies the cause of the reset event to software. The reset value is determined by the cause of the reset. When an external reset is the cause (EXT is set), all other reset bits are cleared. However, if the reset is due to any other cause, the remaining bits are sticky, allowing software to see all causes.

Base Offse	0x400F.E t 0x05C R/W, rese	000	50)													
r	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•		•	•		•	• •	rese	rved	•				•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					rese	erved					LDO	SW	WDT	BOR	POR	EXT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W	R/W	R/W	R/W	R/W	R/W
Resel	0	0	0	U	0	0	0	U	U	0	-	-	-	-	-	-
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:6		reserv	ved	R	0	0	com	patibility		ire produ	ucts, the	value of	a reserv	t. To prov ved bit sh	
	5		LDO	C	R/	W	-	LDC	) Reset							
	Ū			-				Whe	en set, in	dicates t reset ev		circuit h	as lost re	egulatior	n and has	6
	4		SW	/	R/	W	-	Soft	ware Re	set						
								Whe	en set, in	dicates a	a softwa	re reset	is the ca	use of th	ne reset e	event.
	3		WD	Т	R/	W	-	Wat	chdog Ti	imer Res	et					
								Whe	en set, in	dicates a	a watcho	log rese	t is the c	ause of t	the reset	event.
	2		BO	R	R/	W	-	Brov	wn-Out F	Reset						
								Whe	en set, in	dicates a	a brown-	out rese	t is the c	ause of	the reset	t event.
	1		PO	R	R/	W	-	Pow	/er-On R	eset						
								Whe	en set, in	dicates a	a power-	on reset	is the ca	ause of t	he reset	event.
	0		EX	Т	R/	W	-	Exte	ernal Res	set						
									en set, in reset eve		an exteri	nal reset	(RST as	sertion)	is the ca	use of

Reset Cause (RESC)

# Register 8: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

Run-Mode Clock Configuration (RCC)	)
Base 0x400F.E000 Offset 0x060 Type R/W, reset 0x0780.3AC0	
Type N/W, Teset UXU/00.3ACU	

.)po	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[			rved		ACG			BDIV	. <u></u>	USESYSDIV			Í	rved		
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	rese	rved	PWRDN	OEN	BYPASS	PLLVER		TX	TAL	· [	OSC	SRC	IOSCVER	MOSCVER	IOSCDIS	MOSCDIS
Type Reset	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1	R/W 0	R/W 1	R/W 1	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:28		reserv	ved	R	0	0x0	com	patibility	ould not r with futu cross a re	ire produ	ucts, the	value of	a reserv		
	27		ACC	3	R/	W	0	Auto	Clock	Gating						
								Gati Gati Dee are cont Con mod The mod	ing Con ing Con p-Sleep used to troller is htrol (RC le. RCGCr le. allows	cifies whe trol (SCC trol (DCC mode (re control th in a sleep GCn) reg a registers beriphera ode and f	GCn) reg GCn) reg spective e clocks o mode. gisters a s are alv	gisters a gisters if ely). If se distribu Otherwi re used vays use	nd <b>Deep</b> the cont t, the <b>SC</b> uted to th se, the <b>F</b> when the ed to con	-Sleep-I croller en GCn or E e periphe Run-Mod controlle trol the c	Mode Cli ters a Sli DCGCn r erals who le Clock er enters	ock eep or egisters en the Gating a sleep Run
	26:23		SYSE	٥IV	R/	W	0xF	•		k Divisor						
								the bit in	PLL outp	ich diviso out or the gister is c	oscillato	or source	e (depen	ding on l	now the	BYPASS
										O freque						
										v value i used, th						
									e PLL is SYSDIV	not being	g used, t	he sysi	DIV valu	e can be	less tha	n
	22		USESY	SDIV	R/	W	0	Ena	ble Syst	em Clock	Divider					
								syst	-	em clock k divider i				-		
								in th	e RCC2	C2 bit in register i d in this re	s used a					

Bit/Field	Name	Туре	Reset	Descrip	tion	
21:14	reserved	RO	0	compati	e should not rely on the value ibility with future products, the ed across a read-modify-write	value of a reserved bit should be
13	PWRDN	R/W	1	This bit	wer Down connects to the PLL PWRDN in e PLL. See Table 5-6 on page	nput. The reset value of 1 powers 172 for PLL mode control.
12	OEN	R/W	1		tput Enable	
				the drive	specifies whether the PLL out er transmits the PLL clock to the pes not oscillate outside the Pl	
				Note:	Both PWRDN and OEN must	be cleared to run the PLL.
11	BYPASS	R/W	1	PLL By	pass	
				the OS0 source. clock di	C source. If set, the clock that Otherwise, the clock that drive vided by the system divider.	es the system is the PLL output
					ble 5-4 on page 156 for progra	
				Note:	The ADC must be clocked f 14-MHz to 18-MHz clock so	from the PLL or directly from a ource to operate properly.
10	PLLVER	R/W	0	PLL Ver	rification	
				timer is	controls the PLL verification tin enabled and an interrupt is ge tive. Otherwise, the verification	
9:6	XTAL	R/W	0xB	Crystal	Value	
					d specifies the crystal value at g for this field is provided belo	tached to the main oscillator. The w.
					Crystal Frequency (MHz) Not Using the PLL	Crystal Frequency (MHz) Using the PLL
				0x0	1.000	reserved
				0x1	1.8432	reserved
				0x2	2.000	reserved
				0x3	2.4576	reserved
				0x4		545 MHz
				0x5		64 MHz
				0x6		MHz
				0x7		6 MHz
				0x8		52 MHz
				0x9		MHz 2 MHz
				0xA 0xB		eset value)
				0xb 0xC		4 MHz
				0xC 0xD		28 MHz
				0xD 0xE		MHz
				0xE		2 MHz
					5.10	

Bit/Field	Name	Туре	Reset	Description
5:4	OSCSRC	R/W	0x0	Oscillator Source Selects the input source for the OSC. The values are:
				<ul> <li>Value Input Source</li> <li>0x0 MOSC Main oscillator (default)</li> <li>0x1 IOSC Internal oscillator</li> <li>0x2 IOSC/4 Internal oscillator / 4 (this is necessary if used as input to PLL)</li> <li>0x3 reserved</li> </ul>
3	IOSCVER	R/W	0	Internal Oscillator Verification Timer This bit controls the internal oscillator verification timer function. If set, the verification timer is enabled and an interrupt is generated if the timer becomes inoperative. Otherwise, the verification timer is not enabled.
2	MOSCVER	R/W	0	Main Oscillator Verification Timer This bit controls the main oscillator verification timer function. If set, the verification timer is enabled and an interrupt is generated if the timer becomes inoperative. Otherwise, the verification timer is not enabled.
1	IOSCDIS	R/W	0	Internal Oscillator Disable 0: Internal oscillator (IOSC) is enabled. 1: Internal oscillator is disabled.
0	MOSCDIS	R/W	0	Main Oscillator Disable 0: Main oscillator is enabled (default). 1: Main oscillator is disabled .

#### Table 5-6. PLL Mode Control

PWRDN	OEN	Mode
1	Х	Power down
0	0	Normal

# Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 170).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq \* (F + 2) / (R + 2)

XTAL to PLL Translation (PLLCFG)

Base 0x400F.E000

Offset 0x064 Type RO, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			1 1		1		1 1	rese	rved		1	1			[	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	0	D			•		F				8		· ·	R		'		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
Bit/Field Name Type Reset Description																		
E	Bit/Field		Nam	ie	Iy	be	Reset	Des	cription									
31:16			reserv	ved	R	C	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.										
	15:14		OD	)	R	С	-	PLL	OD Valu	ie								
								This	field spe	ecifies th	ne value	supplied	to the P	LL's OD	input.			
								Valı	ue Desc	rintion								
								0x0										
									, ,									
									0x1 Divide by 2									
									0x2 Divide by 4									
								0x3	Rese	rved								
	13:5		F		R	С	-		F Value									
								This	field spe	ecifies th	ie value	supplied	to the P	LL's F in	put.			
	4:0		R		R	С	-	PLL	R Value									
								This	field spe	ecifies th	ie value	supplied	to the P	LL's R in	iput.			

# Register 10: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register is used to automatically switch from the main oscillator to the internal oscillator when entering Deep-Sleep mode. The system clock source is the main oscillator by default. When this register is set, the internal oscillator is powered up and the main oscillator is powered down. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode.

Offse	0x400F.E t 0x144 R/W, res	=000 et 0x0780	0.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	reserved													1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved													IOSC		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	it/Field		Nan	Туре		Reset	Des	cription								
	31:1		reser	ved	RO		0x0	com	Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.							
	0		IOSC		R/W		0	Whe	IOSC Clock Source When set, forces IOSC to be clock source during De DSOSCSRC field if set)				ng Deep-	Sleep (o	verrides	
								050			9					

Deep Sleep Clock Configuration (DSLPCLKCFG) Base 0x400F.E000

# Register 11: Clock Verification Clear (CLKVCLR), offset 0x150

This register is provided as a means of clearing the clock verification circuits by software. Since the clock verification circuits force a known good clock to control the process, the controller is allowed the opportunity to solve the problem and clear the verification fault. This register clears all clock verification faults. To clear a clock verification fault, the VERCLR bit must be set and then cleared by software. This bit is not self-clearing.

Base Offse	0x400F.E et 0x150 R/W, rese	E000	0.0000		,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	г <u>г</u>		1	rese	rved		1	1	r 1		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved												VERCLR			
Туре	RO	RO	RO	RO 0	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	<sup>0</sup> Bit/Field	0	0 Nam	о о Туре		0 Reset	0 Dese	0 cription	0	0	0	0	0	0	0	
	31:1		reserved		RO		0	com	Software should not rely on the value of a reserved to compatibility with future products, the value of a reserved across a read-modify-write operation.					a reserv	•	
	0		VERCLR R/W			0		Clock Verification Clear Clears clock verification faults.								

June 18, 2012

Clock Verification Clear (CLKVCLR)

# Register 12: Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160

This register is provided as a means of allowing the LDO to reset the part if the voltage goes unregulated. Use this register to choose whether to automatically reset the part if the LDO goes unregulated, based on the design tolerance for LDO fluctuation.

Base 0x400F.E000 Offset 0x160 Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 17 16 18 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 DOARS reserved RO R/W RO RO RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Туре Reset Description 31:1 RO 0 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0 LDOARST R/W 0 LDO Reset When set, allows unregulated LDO output to reset the part.

Allow Unregulated LDO to Reset the Part (LDOARST)

# Register 13: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, pin count, and package type. Each microcontroller is uniquely identified by the combined values of the CLASS field in the **DID0** register and the PARTNO field in the **DID1** register.

Base Offse	ice Iden 0x400F.E0 t 0x004 RO, reset	000	on 1 (DII	D1)														
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		VE	ER		FAM					•	•	PAR	тно			'		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 0	RO 1		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
				rese	rved					TEMP	1	Pł	PKG ROHS QUAL			JAL		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO -	RO -	RO -	RO -	RO -	RO 1	RO -	RO -		
Bit/Field Name Type Reset Description																		
31:28       VER       RO       0x0       DID1 Version         This field defines the DID1 register format version. The verse is numeric. The value of the VER field is encoded as follows encodings are reserved):       Value Description         Value       Description       0x0       Initial DID1 register format definition, indicating a St LM3Snnn device.												llows (a	ll other					
:	27:24		FAN	Λ	R	0	0x0	This Lum othe Val	<ul> <li>Family</li> <li>This field provides the family identification of the device within the Luminary Micro product portfolio. The value is encoded as follows (all other encodings are reserved):</li> <li>Value Description</li> <li>0x0 Stellaris family of microcontollers, that is, all devices with external part numbers starting with LM3S.</li> </ul>									
:	23:16		PARTI	NO	R	0	0x15	This valu Val	Part Number This field provides the part number of the device within the family. The value is encoded as follows (all other encodings are reserved): Value Description 0x15 LM3S328									
	15:8		reserv	ved	R	0	0	com	patibility	with futu	ure prod		value of	erved bit. f a reserv on.	•			

Bit/Field	Name	Туре	Reset	Description
7:5	TEMP	RO	-	Temperature Range This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved):
				<ul> <li>Value Description</li> <li>0x0 Commercial temperature range (0°C to 70°C)</li> <li>0x1 Industrial temperature range (-40°C to 85°C)</li> <li>0x2 Extended temperature range (-40°C to 105°C)</li> </ul>
4:3	PKG	RO	-	Package Type This field specifies the package type. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 28-pin SOIC package 0x1 48-pin LQFP package
				0x3 48-pin QFN package
2	ROHS	RO	1	RoHS-Compliance This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	-	Qualification Status This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Engineering Sample (unqualified)
				0x1 Pilot Production (unqualified)
				0x2 Fully Qualified

0x2 Fully Qualified

# Register 14: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Base Offse	0x400F.E et 0x008		s 0 (DC .0007	0)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						I	1 1	SRA	MSZ	1			1		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	FLASHSZ															
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1
B	Bit/Field		Name Typ		ре	Reset	Des	Description								
	31:16		SRAMSZ F			0	0x000F	F SRAM Size Indicates the size of the on-chip SRAM memory.								
								Val 0x0	ue De 100F4K	scription (B of SR						
	15:0		FLAS	RO		0x0007		Flash Size Indicates the size of the on-chip flash memory.				Ι.				
								Value Description 0x0007 16 KB of Flash								

Device Capabilities 1 (DC1)

# Register 15: Device Capabilities 1 (DC1), offset 0x010

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: PWM, ADC, Watchdog timer, and debug capabilities. This register also indicates the maximum clock frequency and maximum ADC sample rate. The format of this register is consistent with the **RCGC0**, **SCGC0**, and **DCGC0** clock control registers and the **SRCR0** software reset control register.

Base Offse	0x400F.E t 0x010 RO, reset	000	.72BF	1)															
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	I		1				1 1	reserved	1	1	1 1			1	1	ADC			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1			
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		MINS	YSDIV	•	rese	rved	MAXAD	CSPD	MPU	reserved	TEMPSNS	PLL	WDT	SWO	SWD	JTAG			
Type Reset	RO 0	RO 1	RO 1	RO 1	RO 0	RO 0	RO 1	RO 0	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1			
B	Bit/Field		Name			Туре		Des	Description										
	31:17		reser	ved	R	C	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
	16		AD	С	RO 1			ADO	C Module	e Preser	ıt								
								Whe	en set, ir	dicates	that the A	DC mo	dule is p	resent.					
	15:12		MINSY	SDIV	R	С	0x7	Sys	tem Cloo	k Divide	er								
								hard	dware-de	ependen	er value fo t. See the using the	RCC r	egister fo						
								Val	Value Description										
								0x7	Spec	ifies a 2	5-MHz clo	ock with	n a PLL o	divider of	8.				
	11:10		reser	ved	R	С	0	com	patibility	with fut	ure produ	cts, the	alue of a reserved bit. To provide the value of a reserved bit should be vrite operation.						
	9:8		MAXAD	CSPD	R	С	0x2	Max	ADC S	beed									
								Indi	cates the	e maxim	um rate a	t which	the ADC	c sample	s data.				
								Val	ue Desc	cription									
0x2 500K samples/second																			
	7		MP	U	R	С	1	MP	J Preser	nt									
								moc	lule is pr	esent. S	that the C see the "C for details	ortex-N	13 Peripl	•		• •			

Bit/Field	Name	Туре	Reset	Description
6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	TEMPSNS	RO	1	Temp Sensor Present When set, indicates that the on-chip temperature sensor is present.
4	PLL	RO	1	PLL Present When set, indicates that the on-chip Phase Locked Loop (PLL) is present.
3	WDT	RO	1	Watchdog Timer Present When set, indicates that a watchdog timer is present.
2	SWO	RO	1	SWO Trace Port Present When set, indicates that the Serial Wire Output (SWO) trace port is present.
1	SWD	RO	1	SWD Present When set, indicates that the Serial Wire Debugger (SWD) is present.
0	JTAG	RO	1	JTAG Present When set, indicates that the JTAG debugger interface is present.

Device Capabilities 2 (DC2)

## Register 16: Device Capabilities 2 (DC2), offset 0x014

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparators, General-Purpose Timers, I2Cs, QEIs, SSIs, and UARTs. The format of this register is consistent with the **RCGC1**, **SCGC1**, and **DCGC1** clock control registers and the **SRCR1** software reset control register.

Base Offse	0x400F. t 0x014	E000 E000 et 0x0007.		2)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					· ·		reserved						' 1	TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0				reserved		-	-	SSI0		erved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 1
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:19		reser	ved	R	0	0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	18		TIME	R2	R	0	1		er 2 Pres en set, in		that Ger	ieral-Pur	pose Tin	ner modu	ule 2 is p	resent.
	17		TIME	R1	R	0	1		er 1 Pres en set, in		that Ger	ieral-Pur	pose Tin	ner modu	ule 1 is p	resent.
	16		TIME	R0	R	0	1		er 0 Pres en set, in		that Ger	ieral-Pur	pose Tin	ner modu	ule 0 is p	resent.
	15:13		reser	ved	R	0	0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	12		I2C	0	R	0	1		Module en set, in			module (	0 is pres	ent.		
	11:5		reser	ved	R	0	0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	4		SSI	0	R	0	1		) Preser en set, in		that SSI	module	0 is pres	ent.		
	3:2		reser	ved	R	0	0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	1		UAR	.T1	R	0	1		RT1 Pres en set, in		that UAF	RT modu	le 1 is pr	esent.		

**Texas Instruments-Production Data** 

Bit/Field	Name	Туре	Reset	Description
0	UART0	RO	1	UART0 Present
				When set, indicates that UART module 0 is present.

Device Capabilities 3 (DC3)

## Register 17: Device Capabilities 3 (DC3), offset 0x018

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.

Base Offse	0x400F.E t 0x018		.0000	5)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	32KHZ	reserved	CCP5	CCP4	CCP3	CCP2	CCP1	CCP0	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0
Type Reset	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1						
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
B	it/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31		32KH	łΖ	R	0	1	Whe	en set, in			Iz pin or ut clock.		CCP pir	n is pres	ent and
	30		reserv	ved	R	0	0	com	patibility	with futu	ure produ	ne value ucts, the lify-write	value of	a reserv		
	29		CCP	25	R	0	1		P5 Pin Pi en set, in		that Cap	ture/Con	npare/PV	VM pin 5	is prese	ent.
	28		CCP	24	R	0	1		P4 Pin Pi en set, in		that Cap	ture/Con	npare/PV	VM pin 4	is prese	ent.
	27		CCP	23	R	0	1		P3 Pin Pi en set, in		that Cap	ture/Con	npare/PV	VM pin 3	s is prese	ent.
	26		CCP	2	R	0	1		P2 Pin Pi en set, in		that Cap	ture/Con	npare/PV	VM pin 2	is prese	ent.
	25		CCP	1	R	0	1		P1 Pin Pi en set, in		that Cap	ture/Con	npare/PV	VM pin 1	is prese	ent.
	24		CCP	0	R	0	1		P0 Pin Pi en set, in		that Cap	ture/Con	npare/PV	VM pin 0	) is prese	ent.
	23		ADC	7	R	0	1		C7 Pin Pi en set, in		that ADC	; pin 7 is	present			
	22		ADC	6	R	0	1		C6 Pin Pi en set, in		that ADC	; pin 6 is	present			
	21		ADC	:5	R	0	1		5 Pin Pi en set, in		that ADC	; pin 5 is	present			

Bit/Field	Name	Туре	Reset	Description
20	ADC4	RO	1	ADC4 Pin Present When set, indicates that ADC pin 4 is present.
19	ADC3	RO	1	ADC3 Pin Present When set, indicates that ADC pin 3 is present.
18	ADC2	RO	1	ADC2 Pin Present When set, indicates that ADC pin 2 is present.
17	ADC1	RO	1	ADC1 Pin Present When set, indicates that ADC pin 1 is present.
16	ADC0	RO	1	ADC0 Pin Present When set, indicates that ADC pin 0 is present.
15:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Device Capabilities 4 (DC4)

Base 0x400F.E000

## Register 18: Device Capabilities 4 (DC4), offset 0x01C

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of GPIOs in the specific device. The format of this register is consistent with the **RCGC2**, **SCGC2**, and **DCGC2** clock control registers and the **SRCR2** software reset control register.

Offse	t 0x01C RO, rese	et 0x0000.	.001F														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
ĺ		1	1	1	1		1 1	rese	erved	[	1	1	1	I	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ſ		1	1	1	1	reserved	<u>г г</u>	-	1	-	1	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	
В	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription								
	31:5 reserved				R	0	0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•		
	4		GPIC	DE	R	0	1		O Port E en set, in			O Port E	is prese	ent.			
	3		GPIC	DD	RO			GPIO Port D Present When set, indicates that GPIO Port D is present.									
	2		GPIC	DC RO		1	GPIO Port C Present When set, indicates that GPIO Port C is present.										
	1 GPIOB RO 1								O Port B en set, in			O Port B	is prese	ent.			
	0 GPIOA RO 1							GPIO Port A Present When set, indicates that GPIO Port A is present.									

### Register 19: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

туре	R/W, rese																	
ſ	31	30	29	28	27	26	25	24 reserved	23	22	21	20	19	18	17	16 ADC		
<b>Т</b> уре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W		
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	•			erved	I	-	MAXAD				erved		WDT		reserved	•		
Type eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0		
В	it/Field		Nar	ne	Ту	ре	Reset	Des	cription									
	31:17		reser	ved	R	0	0	com		with fut	ure prod	ucts, the	value of	a reser	t. To prov ved bit sł			
	16		AD	С	R/	W	0	ADO	C0 Clock	Gating	Control							
This rece disa a bu								This bit controls the clock gating for SAR ADC module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.										
	15:10		reser	ved	R	0	0	com		with fut	ure prod	ucts, the	value of	a reser	t. To prov ved bit sł			
	9:8		MAXAD	CSPD	R/	W	0	ADO	C Sample	e Speed								
								the		er than f	the maxi	mum rat	e. You ca		a. You ca le sample			
								Val	ue Desc	ription								
								0x2	2 500k	sample	es/secon	d						
								0x1	250k	sample	s/secon	d						
								0x0	) 125k	sample	es/secon	d						
	7:4 reserved RO 0									with fut	ure prod	ucts, the	value of	a reser	t. To prov ved bit sł			

Run Mode Clock Gating Control Register 0 (RCGC0)

Base 0x400F.E000

Bit/Field	Name	Туре	Reset	Description
3	WDT	R/W	0	WDT Clock Gating Control This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

## Register 20: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E t 0x110 R/W, rese		00040													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1			1 1	reserved		[	1	1			-	ADC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				erved	1		MAXAE				erved		WDT		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
_					-			5								
E	Bit/Field		Nam	le	Ту	pe	Reset	Des	cription							
	31:17		reserv	ved	R	0	0	com	patibility	with fut	ure prod	ucts, the		a reser	t. To prov ved bit sh	
	16		AD	С	R/	W	0	ADO	C0 Clock	Gating	Control					
								rece disa	eives a cl	ock and	function	s. Other	wise, the	unit is	e 0. If set, unclocke e unit gen	d and
	15:10		reserv	ved	R	0	0	com	patibility	with fut	ure prod	ucts, the		a reser	it. To prov ved bit sh	
	9:8		MAXAD	CSPD	R/	W	0	ADO	C Sample	e Speed						
								the		er than f	the maxi	mum rat	e. You ca		a. You ca le sample	
								Val	ue Desc	ription						
								0x2	2 500K	sample	s/secon	d				
								0x1	250K	sample	s/secon	d				
								0x0	) 125K	sample	s/secon	d				

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Bit/Field	Name	Туре	Reset	Description
7:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 21: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E t 0x120 R/W, rese		0040													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1	•				reserved		1	•	•			1	ADC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ	[	1	1		res	erved			1	1	1	WDT		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:17		reser	ved	R	0	0	com	patibility	with fut	ure prod	ucts, the	e of a rese value of e operatio	a reserv	•	
	16		AD	с	R/	W	0	This rece disa	bit cont ives a c	lock and	clock gat function	s. Other	AR ADC wise, the ad or wri	unit is u	unclocke	d and
	15:4		reser	ved	R	0	0	com	patibility	with fut	ure prod	ucts, the	e of a rese value of e operatio	a reserv		
	3		WD	т	R/	W	0	WD	T Clock	Gating C	Control					
								rece disa	ives a c	lock and	function	s. Other	he WDT wise, the ad or wri	unit is u	unclocke	d and
	2:0		reser	ved	R	0	0	com	patibility	with fut	ure prod	ucts, the	e of a rese value of e operatio	a reserv	•	

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

Rano 0x400E E000

Base 0x400F.E000

### Register 22: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				reserved			1	1			TIMER2	TIMER1	TIMER
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved	•	I2C0				reserved	1		<b>I</b>	SSI0	res	erved	UART1	UART
ype eset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
В	it/Field		Nar	ne	Ту	ре	Reset	Des	cription							
	31:19		reser	ved	R	0	0	com	patibility	with fut	ure prod		value o	served bit f a reserv on.	•	
	18		TIME	R2	R/	W	0	Time	er 2 Cloo	k Gating	g Contro	I				
								lf se uncl	t, the un ocked a	it receive	es a cloo led. If th	ck and fu e unit is	nctions.	Purpose Otherwis ed, reads	se, the u	nit is
	17		TIME	R1	R/	W	0	Time	er 1 Cloo	k Gating	g Contro	I				
								lf se uncl	t, the un ocked a	it receive	es a cloo led. If th	k and fu	nctions.	Purpose Otherwis ed, reads	se, the u	nit is
	16		TIME	R0	R/	W	0	Time	er 0 Cloo	k Gating	g Contro	I				
								lf se uncl	t, the un ocked a	it receive	es a cloo led. If th	ck and fu e unit is	nctions.	Purpose Otherwis ed, reads	se, the u	nit is
	15:13 reserved R					0	0	com		with fut	ure prod	ucts, the	value o	served bit f a reserv	•	

Run Mode Clock Gating Control Register 1 (RCGC1)

Bit/Field	Name	Туре	Reset	Description
12	12C0	R/W	0	I2C0 Clock Gating Control This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Base 0x400F.E000

## Register 23: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F. t 0x114 R/W, res	et 0x0000	0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				1			reserved	1						TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved	[	I2C0			T	reserved		[		SSI0	rese	rved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:19		reser	ved	R	0	0	com		with futu	ure produ	ucts, the	value of	erved bit a reserv on.	•	
	18		TIMER2		TIMER2 R/W 0		0	This If se uncl	t, the un	rols the o it receive nd disab	clock gat es a cloc led. If the	ing for G k and fui	nctions.	Purpose Otherwis ed, reads	se, the u	nit is
	17		TIME	R1	R/	W	0	This If se uncl	t, the un	rols the o it receive nd disab	clock gat es a cloc led. If the	ing for G k and fui	nctions.	Purpose Otherwis ed, reads	se, the u	nit is
	16		TIME	R0	R/	W	0	This If se uncl	t, the un	rols the o it receive nd disab	clock gat es a cloc led. If the	ing for G k and fui	nctions.	Purpose Otherwis ed, reads	e, the u	nit is
	15:13		reser	ved	R	0	0	com		with futu	ure produ	ucts, the	value of	erved bit a reserv on.		

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Bit/Field	Name	Туре	Reset	Description
12	12C0	R/W	0	I2C0 Clock Gating Control This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Base 0x400F.E000

## Register 24: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

	t 0x124 R/W, res	set 0x0000	0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	1			1	reserved	1		1	1			TIMER2	TIMER1	TIMERO
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved	1	I2C0		1	I	reserved		1	1	SSI0	res	erved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
В	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:19		reser	ved	R	0	0	com	patibility	with fut	ure prod		value o	served bit f a reserv on.		
	18		TIME	R2	R/	W	0	Time	er 2 Cloo	ck Gating	g Contro	I				
								lf se uncl	t, the un ocked a	it receiv	es a cloo led. If th	ck and fu e unit is	nctions.	Purpose Otherwis ed, reads	se, the u	nit is
	17		TIME	R1	R/	W	0	Time	er 1 Cloo	ck Gating	g Contro	1				
								lf se uncl	t, the un ocked a	it receiv	es a cloo led. If th	ck and fu e unit is	nctions.	Purpose Otherwis ed, reads	se, the u	nit is
	16		TIME	R0	R/	W	0	Time	er 0 Cloo	ck Gating	g Contro	I				
								lf se uncl	t, the un ocked a	it receiv	es a cloo led. If th	ck and fu e unit is	nctions.	Purpose Otherwis ed, reads	se, the u	nit is
	15:13		reser	ved	R	0	0	com	patibility	with fut	ure prod		value o	served bit f a reserv on.	•	

Bit/Field	Name	Туре	Reset	Description
12	12C0	R/W	0	I2C0 Clock Gating Control This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

### Register 25: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E t 0x108 R/W, rese		000000		- 3	<b>X</b> -	,									
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ	r		1	1			т т	rese	erved	1		I		1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					ļ	reserved						GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	lit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:5		reser	ved	R	0	0	com	tware sho npatibility served ac	with futu	ire prod	ucts, the	value of	a reserv	•	
	4		GPI	ЭЕ	R/	W	0	Por	t E Clock	Gating	Control					
								cloc	s bit cont k and fu unit is un	nctions.	Otherwi	se, the u	nit is und	clocked a	and disat	oled. If
	3		GPI	DC	R/	W	0	Por	t D Clock	Gating	Control					
								cloc	s bit cont k and fu unit is un	nctions.	Otherwi	se, the u	nit is und	clocked a	and disat	oled. If
	2		GPI	C	R/	W	0	Por	t C Clock	Gating	Control					
								cloc	s bit cont k and fu unit is un	nctions.	Otherwi	se, the u	nit is und	clocked a	and disat	oled. If
	1		GPI	ЭΒ	R/	W	0	Por	t B Clock	Gating	Control					
								cloc	s bit cont k and fu unit is un	nctions.	Otherwi	se, the u	nit is und	clocked a	and disat	oled. If
	0		GPI	AC	R/	W	0	Por	t A Clock	Gating	Control					
								cloc	s bit cont k and fu unit is un	nctions.	Otherwi	se, the u	nit is und	clocked a	and disat	oled. If

Run Mode Clock Gating Control Register 2 (RCGC2)

## Register 26: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base Offset	0x400F.E 0x118		c	Contro	rtegiot	01 2 (0	(602)									
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					1			rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
(0301																
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1	reserved						GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Ві	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:5		reserv	ved	R	0	0	com	npatibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	4		GPIC	DE	R/	W	0	Por	t E Clock	Gating	Control					
								cloc	k and fu	nctions.	Otherwi	ting for P se, the u r writes to	nit is und	locked a	ind disat	oled. If
	3		GPIC	DD	R/	W	0	Por	t D Clock	Gating	Control					
								cloc	k and fu	nctions.	Otherwi	ting for P se, the ui r writes to	nit is und	locked a	ind disat	oled. If
	2		GPIC	C	R/	W	0	Por	t C Clock	Gating	Control					
								cloc	k and fu	nctions.	Otherwi	ting for P se, the u r writes to	nit is und	locked a	ind disat	oled. If
	1		GPIC	ЭB	R/	W	0	Por	t B Clock	Gating	Control					
								cloc	k and fu	nctions.	Otherwi	ting for P se, the ui r writes to	nit is und	locked a	ind disat	oled. If

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Bit/Field	Name	Туре	Reset	Description
0	GPIOA	R/W	0	Port A Clock Gating Control This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

# Register 27: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E t 0x128 R/W, rese		0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I	1			т т	rese	rved	I	1	1			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		I	1		reserved	т т			I	1	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:5		reser	ved	R	0	0	com	patibility	with futu	ure prod	the value lucts, the dify-write	value of	a reserv	•	
	4		GPIC	DE	R/	w	0	This cloc	bit cont k and fu	nctions.	clock ga Otherwi	ting for P se, the u or writes to	nit is und	locked a	and disat	oled. If
	3		GPIC	סכ	R/	W	0	This cloc	bit cont k and fu	nctions.	clock ga Otherwi	ting for P se, the u or writes to	nit is unc	locked a	nd disat	oled. If
	2		GPIC	DC	R/	W	0	This cloc	bit cont k and fu	nctions.	clock ga Otherwi	ting for P se, the u or writes to	nit is und	locked a	nd disat	oled. If
	1		GPIC	ЭВ	R/	W	0	This cloc	bit cont k and fu	nctions.	clock ga Otherwi	ting for P se, the u or writes to	nit is und	locked a	nd disat	oled. If

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

. ....

Bit/Field	Name	Туре	Reset	Description
0	GPIOA	R/W	0	Port A Clock Gating Control This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

## Register 28: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register.

Software Reset Control 0 (SRCR0) Base 0x400F.E000 Offset 0x040 Type R/W, reset 0x00000000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		1		1		1 1	reserved		1		1	1	1	1	ADC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	r		I	r	1 1	res	n n erved	1		I	ſ	T	WDT		reserved	r i
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ie	Ту	pe	Reset	Des	cription							
	31:17			ved	RO		0	com	patibility		ure prod	ucts, the	value of	a reser	t. To prov ved bit sh	
	16		AD	0	R/	W	0	ADC	0 Reset	t Control						
				-			-	Res	et contro	ol for SAI	R ADC r	nodule 0	).			
	15:4		reser	ved	R	0	0	com	Software should not rely on the value of a reserved b compatibility with future products, the value of a reserved across a read-modify-write operation.			•				
	3		WD	т	R/	w	0	WD <sup>-</sup>	T Reset	Control						
	C						Ū			ol for Wa	tchdog ι	unit.				
	2:0		reser	ved	R	0	0			ould not with futu					t. To prov ved bit sh	

## Register 29: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the Device Capabilities 2 (DC2) register.

Software Reset Control 1 (SRCR1) Base 0x400F.E000 Offset 0x044 Type R/W, reset 0x00000000

.)po	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
[		r r		r 1	i i	i	reserved	1	I I	1		i i	i	TIMER2	TIMER1	TIMER0					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0					
Resei	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
[	15	reserved	15	12 12C0			1	reserved	,			ssio		erved	UART1	UART0					
Туре	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	R/W	R/W					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
E	Bit/Field		Nan	ne	Ту	ре	e Reset		Description												
31:19			reserved		R	0	0	Software should not rely on the value of a reserved bit. compatibility with future products, the value of a reserve preserved across a read-modify-write operation.													
18 TIMER2			R/	W	0		er 2 Rese et contro			rpose Tir	mer moo	dule 2.									
17 TIMER1					R/	W	0	Timer 1 Reset Control Reset control for General-Purpose Timer module 1.													
	16		TIME	R0	R/	W	0		er 0 Res et contro			rpose Tir	mer moo	dule 0.							
	15:13		reser	ved	R	0	0	Software should not rely on the value of a reserved b compatibility with future products, the value of a reser preserved across a read-modify-write operation.					f a reserv								
	12		I2C	0	R/	W	0	I2C0 Reset Control Reset control for I2C unit 0.													
	11:5		reser	ved	R	RO 0			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.												
	4		SSI	0	R/	W	0		SSI0 Reset Control Reset control for SSI unit 0.												
	3:2 reserved				RO 0			com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.												
	1		UAR	T1	R/	W	0		UART1 Reset Control Reset control for UART unit 1.												
0 UARTO				R/	W	0	UART0 Reset Control Reset control for UART unit 0.														

## Register 30: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the Device Capabilities 4 (DC4) register.

Software Reset Control 2 (SRCR2) Base 0x400F.E000 Offset 0x048 Type R/W, reset 0x00000000

210.0	,																	
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[	1	Ì	1	r	1 1		1 1	rese	rved	I	Î	I	1	1	1	1		
[	DO			RO				RO	RO		<b>D</b> 0	<b>D</b> O						
Type Reset	RO 0	RO 0	RO 0	кО 0	RO 0	RO 0	RO 0	КО 0	КО 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	1			reserved				1	1	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Field			Nam		Ту		Reset		cription	auld not	roly on t	ha valua	of a roa	on and hit		vido		
31:5			reserved RO		0	Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit so preserved across a read-modify-write operation.												
	4		GPIC	DE	R/W		0	Port E Reset Control Reset control for GPIO Port E.										
	3		GPIOD		R/W		0	Port D Reset Control										
								Reset control for GPIO Port D.										
	2		GPIC	C	R/	W	0	Port C Reset Control										
							Res	Reset control for GPIO Port C.										
	1			GPIOB R/W			0	Port B Reset Control										
								Reset control for GPIO Port B.										
	0		GPIC	A	R/	W	0	Port	A Rese	t Control								
									et contro	l for GP	IO Port	۹.						


## 6 Internal Memory

The LM3S328 microcontroller comes with 4 KB of bit-banded SRAM and 16 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

## 6.1 Block Diagram

Figure 6-1 on page 206 illustrates the Flash functions. The dashed boxes in the figure indicate registers residing in the System Control module rather than the Flash Control module.

#### Figure 6-1. Flash Block Diagram



## 6.2 Functional Description

This section describes the functionality of the SRAM and Flash memories.

### 6.2.1 SRAM Memory

The internal SRAM of the Stellaris<sup>®</sup> devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

bit-band alias = bit-band base + (byte offset \* 32) + (bit number \* 4)

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

0x2200.0000 + (0x1000 \* 32) + (3 \* 4) = 0x2202.000C

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, see "Bit-Banding" on page 63.

#### 6.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. An individual 32-bit word can be programmed to change bits that are currently 1 to a 0. These blocks are paired into a set of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

See also "Serial Flash Loader" on page 496 for a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface.

#### 6.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register.

On reset, the **USECRL** register is loaded with a value that configures the flash timing so that it works with the maximum clock rate of the part. If software changes the system operating frequency, the new operating frequency minus 1 (in MHz) must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 (20-1) must be written to the **USECRL** register.

#### 6.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in two 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If a bit is set, the corresponding block may be executed or read by software or debuggers. If a bit is cleared, the corresponding block may only be executed, and contents of the memory block are prohibited from being read as data.

The policies may be combined as shown in Table 6-1 on page 207.

FMPPEn	FMPREn	Protection
0	0	Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code.

#### Table 6-1. Flash Protection Policy Combinations

FMPPEn	FMPREn	Protection
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0	1	Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

#### Table 6-1. Flash Protection Policy Combinations (continued)

A Flash memory access that attempts to read a read-protected block (**FMPREn** bit is set) is prohibited and generates a bus fault. A Flash memory access that attempts to program or erase a program-protected block (**FMPPEn** bit is set) is prohibited and can optionally generate an interrupt (by setting the AMASK bit in the **Flash Controller Interrupt Mask (FCIM)** register) to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. These settings create a policy of open access and programmability. The register bits may be changed by clearing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The changes are committed using the **Flash Memory Control (FMC)** register.

#### 6.2.2.3 Interrupts

The Flash memory controller can generate interrupts when the following conditions are observed:

- Programming Interrupt signals when a program or erase action is complete.
- Access Interrupt signals when a program or erase action has been attempted on a 2-kB block of memory that is protected by its corresponding FMPPEn bit.

The interrupt events that can trigger a controller-level interrupt are defined in the **Flash Controller Masked Interrupt Status (FCMIS)** register (see page 217) by setting the corresponding MASK bits. If interrupts are not used, the raw interrupt status is always visible via the **Flash Controller Raw Interrupt Status (FCRIS)** register (see page 216).

Interrupts are always cleared (for both the **FCMIS** and **FCRIS** registers) by writing a 1 to the corresponding bit in the **Flash Controller Masked Interrupt Status and Clear (FCMISC)** register (see page 218).

#### 6.2.2.4 Flash Memory Protection by Disabling Debug Access

Flash memory may also be protected by permanently disabling access to the Debug Access Port (DAP) through the JTAG and SWD interfaces. Access is disabled by clearing the DBG field of the **FMPRE** register.

If the DBG field in the **Flash Memory Protection Read Enable (FMPRE)** register is programmed to 0x2, access to the DAP is enabled through the JTAG and SWD interfaces. If clear, access to the DAP is disabled. The DBG field programming becomes permanent and irreversible after a commit sequence is performed.

In the initial state provided from the factory, access is enabled in order to facilitate code development and debug. Access to the DAP may be disabled at the end of the manufacturing flow, once all tests have passed and software has been loaded. This change does not take effect until the next power-up of the device. Note that it is recommended that disabling access to the DAP be combined with a mechanism for providing end-user installable updates (if necessary) such as the Stellaris boot loader.

**Important:** Once the DBG field is cleared and committed, this field can never be restored to the factory-programmed value—which means the JTAG/SWD interface to the debug module can never be re-enabled. This sequence does NOT disable the JTAG controller, it only disables the access of the DAP through the JTAG or SWD interfaces. The JTAG interface remains functional and access to the Test Access Port remains enabled, allowing the user to execute the IEEE JTAG-defined instructions (for example, to perform boundary scan operations).

When using the **FMPRE** bits to protect Flash memory from being read as data (to mark sets of 2-KB blocks of Flash memory as execute-only), these one-time-programmable bits should be written at the same time that the debug disable bits are programmed. Mechanisms to execute the one-time code sequence to disable all debug access include:

- Selecting the debug disable option in the Stellaris boot loader
- Loading the debug disable sequence into SRAM and running it once from SRAM after programming the final end application code into Flash memory

## 6.3 Flash Memory Initialization and Configuration

This section shows examples for using the flash controller to perform various operations on the contents of the flash memory.

#### 6.3.1 Changing Flash Protection Bits

As discussed in "Flash Memory Protection" on page 207, changes to the protection bits must be committed before they take effect. The sequence below is used change and commit a block protection bit in the **FMPRE** or **FMPPE** registers. The sequence to change and commit a bit in software is as follows:

- 1. The Flash Memory Protection Read Enable (FMPRE) and Flash Memory Protection Program Enable (FMPPE) registers are written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. The Flash Memory Address (FMA) register (see page 212) bit 0 is set to 1 if the FMPPE register is to be committed; otherwise, a 0 commits the FMPRE register.
- 3. The Flash Memory Control (FMC) register (see page 214) is written with the COMT bit set. This initiates a write sequence and commits the changes.

There is a special sequence to change and commit the DBG bits in the **Flash Memory Protection Read Enable (FMPRE)** register. This sequence also sets and commits any changes from 1 to 0 in the block protection bits (for execute-only) in the **FMPRE** register.

- 1. The Flash Memory Protection Read Enable (FMPRE) register is written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. The Flash Memory Address (FMA) register (see page 212) is written with a value of 0x900.
- **3.** The **Flash Memory Control (FMC)** register (see page 214) is written with the COMT bit set. This initiates a write sequence and commits the changes.

Below is an example code sequence to permanently disable the JTAG and SWD interface to the debug module using DriverLib:

```
#include "hw_types.h"
#include "hw_flash.h"
void
permanently_disable_jtag_swd(void)
ł
     11
     // Clear the DBG field of the FMPRE register. Note that the value
     // used in this instance does not affect the state of the BlockN
     // bits, but were the value different, all bits in the FMPRE are
     // affected by this function!
     11
     HWREG(FLASH_FMPRE) &= 0x3ffffff;
     11
     // The following sequence activates the one-time
     // programming of the FMPRE register.
     11
     HWREG(FLASH_FMA) = 0x900;
     HWREG(FLASH_FMC) = (FLASH_FMC_WRKEY | FLASH_FMC_COMT);
     11
     // Wait until the operation is complete.
     11
     while (HWREG(FLASH_FMC) & FLASH_FMC_COMT)
     {
     }
}
```

#### 6.3.2 Flash Programming

The Stellaris devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD**, and **FMC**.

During a Flash memory operation (write, page erase, or mass erase) access to the Flash memory is inhibited. As a result, instruction and literal fetches are held off until the Flash memory operation is complete. If instruction execution is required during a Flash memory operation, the code that is executing must be placed in SRAM and executed from there while the flash operation is in progress.

#### 6.3.2.1 To program a 32-bit word

- 1. Write source data to the FMD register.
- 2. Write the target address to the FMA register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- 4. Poll the **FMC** register until the WRITE bit is cleared.

#### 6.3.2.2 To perform an erase of a 1-KB page

- 1. Write the page address to the **FMA** register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the FMC register.

3. Poll the FMC register until the ERASE bit is cleared.

#### 6.3.2.3 To perform a mass erase of the flash

- 1. Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the FMC register.
- 2. Poll the FMC register until the MERASE bit is cleared.

## 6.4 Register Map

Table 6-2 on page 211 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, and **FCMISC** register offsets are relative to the Flash memory control base address of 0x400F.D000. The Flash memory protection register offsets are relative to the System Control base address of 0x400F.E000.

#### Table 6-2. Flash Register Map

Offset	Name	Туре	Reset	Description	See page								
Flash Me	Flash Memory Control Registers (Flash Control Offset)												
0x000	FMA	R/W	0x0000.0000	Flash Memory Address	212								
0x004	FMD	R/W	0x0000.0000	Flash Memory Data	213								
0x008	FMC	R/W	0x0000.0000	Flash Memory Control	214								
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	216								
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	217								
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	218								
Flash Me	mory Protection Register	rs (System	n Control Offset)										
0x130	FMPRE	R/W	0x8000.00FF	Flash Memory Protection Read Enable	221								
0x134	FMPPE	R/W	0x0000.00FF	Flash Memory Protection Program Enable	222								
0x140	USECRL	R/W	0x18	USec Reload	220								

## 6.5 Flash Register Descriptions (Flash Control Offset)

This section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.

Flash Memory Address (FMA)

### Register 1: Flash Memory Address (FMA), offset 0x000


During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

#### Base 0x400F.D000 Offset 0x000 Type R/W, reset 0x0000.0000 25 24 31 30 29 28 27 26 23 22 21 20 19 18 17 16 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 13 12 10 9 8 7 3 2 0 14 11 6 5 4 1 OFFSET reserved Туре RO RO R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description Software should not rely on the value of a reserved bit. To provide 31:14 reserved RO 0x0 compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. Address Offset 13:0 OFFSET R/W 0x0 Address offset in flash where operation is performed.

#### June 18, 2012

## Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.



### Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 212). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 213) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

Base Offse	0x400F.E t 0x008			IC)															
туре	31	et 0x0000 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
]							1 1		I KEY		1	1	T	1 1					
<b>Т</b> уре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	wo			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
						res	erved					•	COMT	MERASE	ERASE	WRITE			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0			
В	Bit/Field Name Type Reset Descript						cription												
	31:16		WRK	EY	W	0	0x0	Flash Write Key This field contains a write key, which is used to minimize the incidence											
								of accidental flash writes. The value 0xA442 must be written into this field for a write to occur. Writes to the <b>FMC</b> register without this WRKEY value are ignored. A read of this field returns the value 0.											
	15:4		reserv	ved	R	0	0x0	Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.							•				
	3		CON	1T	R/W 0			Commit Register Value											
									Commit (write) of register value to nonvolatile stora no effect on the state of this bit.							age. A write of 0 has			
								If read, the state of the previous commit access is provided. If the previous commit access is complete, a 0 is returned; otherwise, if the commit access is not complete, a 1 is returned.											
								This	s can tak	e up to 5	50 µs.								
	2		MERA	SE	R/	W	0	Mass Erase Flash Memory											
									is bit is s e of 0 ha					device is	all eras	ed. A			
								If read, the state of the previous mass erase access is provided. If the previous mass erase access is complete, a 0 is returned; otherwise, if the previous mass erase access is not complete, a 1 is returned.											
								This can take up to 250 ms.											

Bit/Field	Name	Туре	Reset	Description
1	ERASE	R/W	0	Erase a Page of Flash Memory
				If this bit is set, the page of flash main memory as specified by the contents of <b>FMA</b> is erased. A write of 0 has no effect on the state of this bit.
				If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned.
				This can take up to 25 ms.
0	WRITE	R/W	0	Write a Word into Flash Memory
				If this bit is set, the data stored in <b>FMD</b> is written into the location as specified by the contents of <b>FMA</b> . A write of 0 has no effect on the state of this bit.
				If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.
				This and takes on the 50 and

This can take up to 50 µs.

### Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000

Offset 0x00C Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1		· ·		•	reserved								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved							rved	1			1	1	1	PRIS	ARIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Field 31:2			Nam reserv		Tyj R(		Reset 0x0	Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	1		PRI	S	R	0	0		grammin	•	•					
									s bit provi ons gene							
								Value Description								

1 The programming cycle has completed.

0 The programming cycle has not completed.

This status is sent to the interrupt controller when the  $\tt PMASK$  bit in the FCIM register is set.

This bit is cleared by writing a 1 to the PMISC bit in the FCMISC register.

Access Raw Interrupt Status

Value Description

1 A program or erase action was attempted on a block of Flash memory that contradicts the protection policy for that block as set in the **FMPPEn** registers.

0 No access has tried to improperly program or erase the Flash memory.

This status is sent to the interrupt controller when the  $\tt AMASK$  bit in the FCIM register is set.

This bit is cleared by writing a 1 to the AMISC bit in the FCMISC register.

0

ARIS

RO

0

# Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the flash controller generates interrupts to the controller.

Flash Controller Interrupt Mask (FCIM) Base 0x400F.D000 Offset 0x010 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ						1		rese	erved			1		ſ	1	
Type	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_ [					L		reser						L		PMASK	AMASK
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:2		reserv	(od	Б	0	0x0	Soft	ware sho	uld not	roly on t		of a roa	on and his	To prov	ido
	31.Z		Teser	veu	К	0	0.00		patibility							
								pres	served ad	cross a r	ead-mod	dify-write	operatio	on.		
	1		PMA	SK	R/	W	0	Prog	grammin	g Interru	pt Mask					
									s bit conti	-		of the p	rogramn	ning raw	interrupt	status
								to th	ne interru	pt contro	oller.					
								Val	ue Desc	ription						
								1			sent to	the inter	rupt cont	troller wł	nen the P	RIS bit
									is set							
								0	The I contr		errupt is	suppres	sed and	not sent	t to the in	iterrupt
									oona	01101.						
	0		AMA	SK	R/	w	0	Acc	ess Inter	rupt Mas	sk					
									s bit conti	•		of the a	ccess ra	w interru	upt status	s to the
								inte	rrupt con	troller.						
								Val	ue Desc	ription						
								1			s sent to	the inter	rupt cont	troller wł	nen the A	RIS bit
									is set							
								0	The z		errupt is	suppres	sed and	not sent	t to the in	iterrupt

Flash Controller Masked Interrupt Status and Clear (FCMISC)

# Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

	31	eset 0x0 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	ſ		1	1			1 1	rese	rved	Î	I	i	1	i	1	1
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	r		1	1			reserv	ved		I	1	1	1		PMISC	AMIS
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1 0
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:2		reser	ved	R	0	0x0	com	patibility	with futu	ure prod	ucts, the		a reser	t. To prov ved bit sł	
	1		PMIS	SC	R/W	/1C	0	Prog	grammin	g Maske	d Interru	ipt Statu	s and Cl	ear		
								Valu	ue Desc	ription						
								1					an unma ning cycl		terrupt w eted.	as
										ng a 1 to <b>IS</b> registe				l also th	e pris t	oit in th
								0		n read, a rupt has			a progra	Imming	cycle cor	nplete
									A wr	ite of 0 h	as no ef	fect on t	ne state	of this b	it.	
	0		AMIS	SC	R/W	/1C	0	Acce	ess Mas	ked Inter	rrupt Sta	tus and	Clear			
								Valu	ue Desc	ription						
								1	signa a blo	aled beca ck of Fla	ause a p Ish mem	rogram o ory that	or erase a	action w	terrupt w as attem protectior	pted c
										ng a 1 to <b>IS</b> registe				l also th	e aris b	oit in th
								0	Whe occu	-	a 0 indica	ates that	no impro	oper acc	esses ha	ave
									A wr	ite of 0 h	as no ef	fect on t	ne state	of this b	it.	

# 6.6 Flash Register Descriptions (System Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

# Register 7: USec Reload (USECRL), offset 0x140

**Note:** Offset is relative to System Control base address of 0x400F.E000

This register is provided as a means of creating a 1-µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

Base Offse	c Reloa 0x400F.E t 0x140 R/W, rese	2000	ECRL)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	1		1				· ·	rese	rved	1		1			ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1 1	rese	rved		<del>т т</del>			I		US	EC		I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
В	it/Field		Nam		Ty		Reset		cription						<b>T</b>	
	31:8		reserv	/ed	R	0	0x0	com	patibility	ould not with futu cross a r	ure produ	ucts, the	value of	a reserv	•	
	7:0		USE	C	R/	W	0x18	Micr	osecono	Reload	Value					
									z -1 of th grammed	e control 1.	ler clock	when th	ne flash i	s being e	erased o	r
										um syste Iz) when		-	-			be set to med.

# Register 8: Flash Memory Protection Read Enable (FMPRE), offset 0x130

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (see the **FMPPE** registers for the execute-only protection bits). This register is loaded during the power-on reset sequence. The factory settingsare a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

	R/W, rese	et 0x800	0.00FF													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	DE	3G		1			1 1		READ_E	NABLE	1	1		1	1	I
Type Reset	R/W 1	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ĺ	r	1	r			1 1	READ_E	ENABLE		r	I	1	1	1	î.
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:30		DB	G	R/	W	0x2		r Control h bit pos		-		lash to be	e read-e	nabled.	
								Valu	ue Desc	ription						
								0x2	Debu	g acces	s allowe	d				
	29:0	F	READ_E	NABLE	R/	w o	x000000FF	F Flas	h Read I	Enable						
								Eacl	h bit pos	tion ma	ps 2 Kby	tes of F	lash to be	e read-e	nabled.	
								Valu	ue	Descri	ption					
								0x0	00000FF	Enable	es 16 KE	3 of flash	1.			

Flash Memory Protection Read Enable (FMPRE) Base 0x400F.E000

Offset 0x130

Base 0x400F.E000

# Register 9: Flash Memory Protection Program Enable (FMPPE), offset 0x134

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (see the **FMPRE** registers for the read-only protection bits). This register is loaded during the power-on reset sequence. The factory settings are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

	t 0x134 R/W, res	et 0x0000	0.00FF													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ			1		г т 1		т г	PROG_	ENABLE		1		1	1	1	·
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ĺ		r	1	<b>-</b>	r r		т г	PROG_	ENABLE		1	ſ	ı I	1	I	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
В	sit/Field		Nam	ne	Тур	e	Reset	Des	cription							
	31:0	F	ROG_E	NABLE	R/\	v o	x000000F	F Flas	sh Progra	mming	Enable					
								Eac	h bit pos	tion ma	ps 2 Kby	tes of FI	ash to b	e write-e	nabled.	
								Val	ue	Descr	iption					

0x00000FF Enables 16 KB of flash.

Flash Memory Protection Program Enable (FMPPE)


# 7 General-Purpose Input/Outputs (GPIOs)


The GPIO module is composed of five physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E). The GPIO module supports 7-28 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- 7-28 GPIOs, depending on configuration
- 5-V-tolerant in input configuration
- Fast toggle capable of a change every two clock cycles
- Programmable control for GPIO interrupts
  - Interrupt generation masking
  - Edge-triggered on rising, falling, or both
  - Level-sensitive on High or Low values
- Bit masking in both read and write operations through address lines
- Can initiate an ADC sample sequence
- Pins configured as digital inputs are Schmitt-triggered.
- Programmable control for GPIO pad configuration
  - Weak pull-up or pull-down resistors
  - 2-mA, 4-mA, and 8-mA pad drive for digital communication
  - Slew rate control for the 8-mA drive
  - Open drain enables
  - Digital input enables

# 7.1 Block Diagram





# 7.2 Signal Description

GPIO signals have alternate hardware functions. Table 7-3 on page 225 lists the GPIO pins and their analog and digital alternate functions. The AINx analog signals are not 5-V tolerant and go through an isolation circuit before reaching their circuitry. These signals are configured by clearing the corresponding DEN bit in the GPIO Digital Enable (GPIODEN) register and setting the corresponding AMSEL bit in the GPIO Analog Mode Select (GPIOAMSEL) register. The digital alternate hardware functions are enabled by setting the appropriate bit in the GPIO Alternate Function Select (GPIOAFSEL) and GPIODEN registers and configuring the PMCx bit field in the GPIO Port Control (GPIOPCTL) register to the numeric enoding shown in the table below. Note that each pin must be programmed individually; no type of grouping is implied by the columns in the table.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the four JTAG/SWD pins (shown in the table below). A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 7-1	. GPIO Pins	With Non-Zero	<b>Reset Values</b>
-----------	-------------	---------------	---------------------

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	1	1	0	0	0x1

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[5:2]	SSI0	1	1	0	0	0x1
PB[3:2]	l <sup>2</sup> C0	1	1	0	0	0x1
PC[3:0]	JTAG/SWD	1	1	0	1	0x3

Table 7-1. GPIO Pins With Non-Zero Reset Values (continued)

### Table 7-2. GPIO Pins and Alternate Functions (48QFP)

ю	Pin Number	Multiplexed Function	Multiplexed Function
PAO	17	UORx	
PA1	18	UOTx	
PA2	19	SSIClk	
PA3	20	SSIFss	
PA4	21	SSIRx	
PA5	22	SSITx	
PB0	29	CCP0	
PB1	30	CCP2	
PB2	33	I2CSCL	
PB3	34	I2CSDA	
PB4	44		
PB5	43	CCP5	
PB6	42		
PB7	41	TRST	
PC0	40	TCK	SWCLK
PC1	39	TMS	SWDIO
PC2	38	TDI	
PC3	37	TDO	SWO
PC4	14		
PC5	13	CCP1	
PC6	12	CCP3	
PC7	11	CCP4	
PD0	25		
PD1	26		
PD2	27	UlRx	
PD3	28	UlTx	
PEO	35		
PE1	36		

# Table 7-3. GPIO Signals (48QFP)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
PAO	17	I/O	TTL	GPIO port A bit 0.
PA1	18	I/O	TTL	GPIO port A bit 1.
PA2	19	I/O	TTL	GPIO port A bit 2.

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
PA3	20	I/O	TTL	GPIO port A bit 3.
PA4	21	I/O	TTL	GPIO port A bit 4.
PA5	22	I/O	TTL	GPIO port A bit 5.
PBO	29	I/O	TTL	GPIO port B bit 0.
PB1	30	I/O	TTL	GPIO port B bit 1.
PB2	33	I/O	TTL	GPIO port B bit 2.
PB3	34	I/O	TTL	GPIO port B bit 3.
PB4	44	I/O	TTL	GPIO port B bit 4.
PB5	43	I/O	TTL	GPIO port B bit 5.
PB6	42	I/O	TTL	GPIO port B bit 6.
PB7	41	I/O	TTL	GPIO port B bit 7.
PC0	40	I/O	TTL	GPIO port C bit 0.
PC1	39	I/O	TTL	GPIO port C bit 1.
PC2	38	I/O	TTL	GPIO port C bit 2.
PC3	37	I/O	TTL	GPIO port C bit 3.
PC4	14	I/O	TTL	GPIO port C bit 4.
PC5	13	I/O	TTL	GPIO port C bit 5.
PC6	12	I/O	TTL	GPIO port C bit 6.
PC7	11	I/O	TTL	GPIO port C bit 7.
PDO	25	I/O	TTL	GPIO port D bit 0.
PD1	26	I/O	TTL	GPIO port D bit 1.
PD2	27	I/O	TTL	GPIO port D bit 2.
PD3	28	I/O	TTL	GPIO port D bit 3.
PEO	35	I/O	TTL	GPIO port E bit 0.
PE1	36	I/O	TTL	GPIO port E bit 1.

Table 7-3. GPIO Signals (48QFP) (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.


# 7.3 Functional Description

Important: All GPIO pins are inputs by default (GPIODIR=0 and GPIOAFSEL=0), with the exception of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG functionality (GPIOAFSEL=1). A Power-On-Reset (POR) or asserting an external reset (RST) puts both groups of pins back to their default state.

While debugging systems where PB7 is being used as a GPIO, care must be taken to ensure that a Low value is not applied to the pin when the part is reset. Because PB7 reverts to the TRST function after reset, a Low value on the pin causes the JTAG controller to be reset, resulting in a loss of JTAG communication.

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 7-2 on page 227). The LM3S328 microcontroller contains five ports and thus five of these physical GPIO blocks.





# 7.3.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

### 7.3.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 234) is used to configure each individual pin as an input or output. When the data direction bit is set to 0, the GPIO is configured as an input and the corresponding data register bit will capture and store the value on the GPIO port. When the data direction bit is set to 1, the GPIO is configured as an output and the corresponding data register bit will be driven out on the GPIO port.


# 7.3.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 233) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 7-3 on page 228, where u is data unchanged by the write.

### Figure 7-3. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 7-4 on page 228.

#### Figure 7-4. GPIODATA Read Example



# 7.3.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- GPIO Interrupt Sense (GPIOIS) register (see page 235)
- **GPIO Interrupt Both Edges (GPIOIBE)** register (see page 236)
- **GPIO Interrupt Event (GPIOIEV)** register (see page 237)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 238).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 239 and page 240). As the name implies, the **GPIOMIS** register only shows interrupt

conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (the appropriate bit of GPIOIM is set to 1), not only is an interrupt for PortB generated, but an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated.

If no other PortB pins are being used to generate interrupts, the **Interrupt 0-31 Set Enable (EN0)** register can disable the PortB interrupts, and the ADC interrupt can be used to read back the converted data. Otherwise, the PortB interrupt handler needs to ignore and clear interrupts on PB4, and wait for the ADC interrupt or the ADC interrupt must be disabled in the **EN0** register and the PortB interrupt handler must poll the ADC registers until the conversion is completed. See page 96 for more information.

Interrupts are cleared by writing a 1 to the appropriate bit of the **GPIO Interrupt Clear (GPIOICR)** register (see page 241).

When programming the following interrupt control registers, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

### 7.3.3 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 242), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

### 7.3.4 Pad Control

The pad control registers allow for GPIO pad configuration by software based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIOODR**, **GPIOPUR**, **GPIOPDR**, **GPIOSLR**, and **GPIODEN** registers. These registers control drive strength, open-drain configuration, pull-up and pull-down resistors, slew-rate control and digital enable.

### 7.3.5 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

# 7.4 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) default to general-purpose input mode (**GPIODIR**=0 and **GPIOAFSEL**=0). Table 7-4 on page 230 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 7-5 on page 230 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

Configuration	GPIO Reg	GPIO Register Bit Value <sup>a</sup>													
Configuration	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR					
Digital Input (GPIO)	0	0	0	1	?	?	Х	Х	Х	X					
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?					
Open Drain Output (GPIO)	0	1	1	1	X	X	?	?	?	?					
Open Drain Input/Output (I <sup>2</sup> C)	1	X	1	1	X	X	?	?	?	?					
Digital Input (Timer CCP)	1	X	0	1	?	?	X	X	X	X					
Digital Output (Timer PWM)	1	X	0	1	?	?	?	?	?	?					
Digital Input/Output (SSI)	1	X	0	1	?	?	?	?	?	?					
Digital Input/Output (UART)	1	X	0	1	?	?	?	?	?	?					

#### Table 7-4. GPIO Pad Configuration Examples

a. X=Ignored (don't care bit)

?=Can be either 0 or 1, depending on the configuration

#### Table 7-5. GPIO Interrupt Configuration Example

		Pin 2 Bit Va	alue <sup>a</sup>						
Register	Interrupt Event Trigger	7	6	5	4	3	2	1	0
GPIOIS	0=edge 1=level	X	X	X	X	X	0	Х	Х
GPIOIBE	0=single edge 1=both edges	X	X	X	X	X	0	X	Х
GPIOIEV	0=Low level, or negative edge 1=High level, or positive edge		X	x	x	X	1	X	x
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0

a. X=Ignored (don't care bit)

# 7.5 Register Map

Table 7-6 on page 231 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A: 0x4000.4000
- GPIO Port B: 0x4000.5000
- GPIO Port C: 0x4000.6000
- GPIO Port D: 0x4000.7000

■ GPIO Port E: 0x4002.4000

Note that the GPIO module clock must be enabled before the registers can be programmed (see page 198). There must be a delay of 3 system clocks after the GPIO module clock is enabled before any GPIO module registers are accessed.

- **Important:** The GPIO registers in this chapter are duplicated in each GPIO block; however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to those unconnected bits has no effect, and reading those unconnected bits returns no meaningful data.
- **Note:** The default reset value for the **GPIOAFSEL** register is 0x0000.0000 for all GPIO pins, with the exception of the five JTAG pins (PB7 and PC[3:0]). These five pins default to JTAG functionality. Because of this, the default reset value of **GPIOAFSEL** for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

#### Table 7-6. GPIO Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	233
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	234
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	235
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	236
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	237
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	238
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	239
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	240
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	241
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	242
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	244
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	245
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	246
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	247
0x510	GPIOPUR	R/W	0x0000.00FF	GPIO Pull-Up Select	248
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	249
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	250
0x51C	GPIODEN	R/W	0x0000.00FF	GPIO Digital Enable	251
0xFD0	GPIOPeriphID4	RO	0x0000.0000	GPIO Peripheral Identification 4	252
0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	253
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	254
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	255

Offset	Name	Туре	Reset	Description	See page
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	256
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	257
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	258
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	259
0xFF0	GPIOPCellID0	RO	0x0000.000D	GPIO PrimeCell Identification 0	260
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	261
0xFF8	GPIOPCellID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	262
0xFFC	GPIOPCellID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	263

### Table 7-6. GPIO Register Map (continued)

# 7.6 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

# Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 234).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

#### GPIO Data (GPIODATA)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x000

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1			1 1	rese	erved			1	1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	res	erved		· ·					DA	ATA		1	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field 31:8			ame erved	Tyj Ri		Reset 0x00	Soft corr	cription tware sho npatibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	ovide hould be
	7:0 DATA R/W 0x00								O Data							
									acilitate t ependent sters are	he readi drivers, masked	ng and the data l by the	writing of a read fro eight add	data to bm and th lress line	these re ne data s ipado	gisters   written t lr[9:2	

reads and writes.

bits that are not masked by ipaddr[9:2] and are configured as outputs. See "Data Register Operation" on page 227 for examples of

# Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Bits set to 1 in the **GPIODIR** register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

#### GPIO Direction (GPIODIR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x400 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•		•					rese	erved		1			1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	ſ	1	rese	rved	ſ	1 I			[	r	D	IR	r	r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	Ū	Ū	0	0	0	Ū	0	0	0	0	Ū	0	0	0	0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		DIF	8	R/	W	0x00		O Data [ DIR val			as follow	s:			

- 0 Pins are inputs.
- 1 Pins are outputs.

# Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Bits set to 1 in **GPIOIS** configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

GPIO Interrupt Sense (GPIOIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x404 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved				1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					rved		<u> </u>	0						-	· ·	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8	1:8 reserved RO 0x00						com	patibility	with futu	ure produ	he value ucts, the dify-write	value of	a reserv	•	
	7:0		IS		R/	W	0x00	GPI	O Interru	pt Sense	е					
									IS value	es are de	efined as	follows:				

- 0 Edge on corresponding pin is detected (edge-sensitive).
- 1 Level on corresponding pin is detected (level-sensitive).

# Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 235) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 237). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

#### GPIO Interrupt Both Edges (GPIOIBE)

GPIO Port A base: 0x4000.400 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x408 Type R/W, reset 0x0000.0000

RO 0
0
0
0
R/W
0
т -

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IBE	R/W	0x00	GPIO Interrupt Both Edges The IBE values are defined as follows:

- 0 Interrupt generation is controlled by the **GPIO Interrupt Event** (**GPIOIEV**) register (see page 237).
- 1 Both edges on the corresponding pin trigger an interrupt.
  - Note: Single edge is determined by the corresponding bit in **GPIOIEV**.

# Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The GPIOIEV register is the interrupt event register. Bits set to High in GPIOIEV configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the GPIO Interrupt Sense (GPIOIS) register (see page 235). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in GPIOIS. All bits are cleared by a reset.

#### GPIO Interrupt Event (GPIOIEV)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x40C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I					rese	rved						1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved							IE	V		•	·
Type Reset	RO 0	R/W 0														

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software show compatibility of preserved act
7:0	IEV	R/W	0x00	GPIO Interrup

ould not rely on the value of a reserved bit. To provide with future products, the value of a reserved bit should be cross a read-modify-write operation.

upt Event

The IEV values are defined as follows:

- 0 Falling edge or Low levels on corresponding pins trigger interrupts.
- Rising edge or High levels on corresponding pins trigger 1 interrupts.

# Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Bits set to High in **GPIOIM** allow the corresponding pins to trigger their individual interrupts and the combined **GPIOINTR** line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

#### GPIO Interrupt Mask (GPIOIM)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x410 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ſ	1	[	1		г т	rese	rved	I		1		T	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1	rese	erved		r r			I		I IN	1E	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	patibility	with futu	ure produ		value o	erved bit f a reserv on.	•	
	7:0		IME	Ξ	R/	W	0x00		O Interru IME vali	•		as follow:	s:			

- 0 Corresponding pin interrupt is masked.
- 1 Corresponding pin interrupt is not masked.

# Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask** (**GPIOIM**) register (see page 238). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

#### GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x414 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved						1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 0	RO	RO 0	RO	RO 0	RO
Reset	0	0	0	0	U	0	0	0	0	0	-	0	-	0	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							RI	IS		•	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	RIS	RO	0x00	GPIO Interrupt Raw Status Reflects the status of interrupt trigger condition detection on pins (raw,

prior to masking).

The  $\ensuremath{\mathtt{RIS}}$  values are defined as follows:

- 0 Corresponding pin interrupt requirements not met.
- 1 Corresponding pin interrupt has met requirements.

# Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (the appropriate bit of GPIOIM is set to 1), not only is an interrupt for PortB generated, but an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated.

If no other PortB pins are being used to generate interrupts, the **Interrupt 0-31 Set Enable (EN0)** register can disable the PortB interrupts, and the ADC interrupt can be used to read back the converted data. Otherwise, the PortB interrupt handler needs to ignore and clear interrupts on PB4, and wait for the ADC interrupt or the ADC interrupt must be disabled in the **EN0** register and the PortB interrupt handler must poll the ADC registers until the conversion is completed. See page 96 for more information.

**GPIOMIS** is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x418 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		1		1	rese	rved			I	1	1	I	1
Type	RO	RO	RO	RO 0	RO	RO	RO	RO	RO	RO 0	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		•					M	lis	1	•	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	vide nould be
	7:0		MIS	6	R	0	0x00	GPI	O Maske	ed Interru	upt Statu	S				
								Mas	ked valu	e of inte	rrupt due	e to corre	espondir	ng pin.		
								The	MIS val	ues are o	defined a	as follow	s:			
								Val	ue Desc	ription						
									-							

0 Corresponding GPIO line interrupt not active.

1 Corresponding GPIO line asserting interrupt.

# Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.

#### GPIO Interrupt Clear (GPIOICR)

GPIO GPIO GPIO GPIO Offse	Port A b Port B b Port C b Port D b Port E b t 0x41C W1C, res	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	000.5000 000.6000 000.7000 002.4000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[			1		1		1 1	rese	erved					1	1	
Туре																
Reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <td>0</td>														0		
Reset       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0 <td>0</td>															0	
I I I I I I I I I I I I I I I I I I I																
Туре	RO	RO	RO	RO	RO	RO	RO	RO	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	it/Field		Nam	ıe	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served a	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		IC		W	1C	0x00	GPI	O Interru	ipt Clear						
									IC valu	•		follows:				
								Val	ue Desc	ription						

0 Corresponding interrupt is unaffected.

1 Corresponding interrupt is cleared.

# Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.

Important: All GPIO pins are inputs by default (GPIODIR=0 and GPIOAFSEL=0), with the exception of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG functionality (GPIOAFSEL=1). A Power-On-Reset (POR) or asserting an external reset (RST) puts both groups of pins back to their default state.

While debugging systems where PB7 is being used as a GPIO, care must be taken to ensure that a Low value is not applied to the pin when the part is reset. Because PB7 reverts to the  $\overline{\text{TRST}}$  function after reset, a Low value on the pin causes the JTAG controller to be reset, resulting in a loss of JTAG communication.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris<sup>®</sup> microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

GPIO Alternate Function Select (GPIOAFSEL)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x420 Type R/W, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1				rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10000	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		ſ	1	rese	rved	r	I I	ſ		r	r i	AFS	SEL	1	r	$ \begin{tabular}{ c c c c c } \hline \end{tabular} \end{tabular}$
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W -	R/W	R/W -	R/W	R/W	R/W	R/W -	R/W
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00							erved bit a reserv		

preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
7:0	AFSEL	R/W	-	GPIO Alternate Function Select The AFSEL values are defined as follows:
				<ul> <li>Value Description</li> <li>Software control of corresponding GPIO line (GPIO mode).</li> <li>Hardware control of corresponding GPIO line (alternate hardware function).</li> <li>Note: The default reset value for the GPIOAFSEL register is 0x0000.0000 for all GPIO pins, with the exception of the five JTAG pins (PB7 and PC[3:0]). These five pins default to JTAG functionality. Because of this,</li> </ul>
				the default reset value of <b>GPIOAFSEL</b> for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

# Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

#### GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x500 Type R/W, reset 0x0000.00FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I						rese	erved	I	I	1	1	1	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved		1 1			I	1	DF	RV2	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	
7:0 DRV2 R/W 0xFF Output Pad 2 A write of 1 to corresponding										to either	GPIODF	<b>R4[n]</b> or				second

A write of 1 to either **GPIODR4[n]** or **GPIODR8[n]** clears the corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write.

# Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x504 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1					rese	erved		1	•		1	1	•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reset	0	U	0	0	0	U	0	U	0	0	U	0	U	U	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			1	rese	rved						I	DR	:V4	I	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO R/W										
Reset	0	0	0	0	0	0	0											
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription									
	31:8		reser	/ed	R	0	0x00	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	vide nould be		
	7:0		DRV	/4	R/	W	0x00	Out	put Pad	4-mA Dr	ive Enab	le						
7:0 DRV4 R/W 0x00 Output Pad 4-rr A write of 1 to e corresponding 4																second		

clock cycle after the write.

# Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

#### GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x508 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1			1	1 1	rese	erved	1	1	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved	r	1 1			1	1	DF	RV8	ì	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com		with fut	ure prod	ucts, the	value of	a reserv	•	
	compatibility with future products, the value of a reserv preserved across a read-modify-write operation. 7:0 DRV8 R/W 0x00 Output Pad 8-mA Drive Enable A write of 1 to either <b>GPIODR2[n]</b> or <b>GPIODR4[n]</b> cleat corresponding 8-mA enable bit. The change is effective													second		

A write of 1 to either **GPIODR2[n]** or **GPIODR4[n]** clears the corresponding 8-mA enable bit. The change is effective on the second clock cycle after the write.

# Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Enable (GPIODEN)** register (see page 251). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open-drain input if the corresponding bit in the **GPIODIR** register is cleared. If open drain is selected while the GPIO is configured as an input, the GPIO will remain an input and the open-drain selection has no effect until the GPIO is changed to an output.

When using the I<sup>2</sup>C module, in addition to configuring the pin to open drain, the **GPIO Alternate Function Select (GPIOAFSEL)** register bits for the I<sup>2</sup>C clock and data pins should be set to 1 (see examples in "Initialization and Configuration" on page 229).

GPIO Open Drain Select (GPIOODR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x50C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		1	1		rese	rved		1	1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved	1					1	0	DE	1	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne		ре	Reset		cription							
31:8 reserved RO 0x00 Software should compatibility wit preserved acros										with fut	ure prod	ucts, the	value of	a reserv		

Output Pad Open Drain Enable

The ODE values are defined as follows:

Value Description

0 Open drain configuration is disabled.

1 Open drain configuration is enabled.

7:0

ODE

R/W

0x00

# Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 249).

GPIO Pull-Up Select (GPIOPUR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x510 Type R/W, reset 0x0000.00FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1	1			т т	rese	rved					1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	•		1	rese	rved							PL	JE	I	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO R/W									
E	8it/Field		Nan	ne	Ту	ре	Reset	Des	cription								
	31:8		reser	ved	R	0	0x00	com	patibility	with futu	ure produ		value of	f a reserv	t. To prov ved bit sh		
	7:0		PU	E	R/	W	0xFF	Pad	Weak P	ull-Up E	nable						
								Valu	ue Desc	ription							

0 The corresponding pin's weak pull-up resistor is disabled.

1 The corresponding pin's weak pull-up resistor is enabled.

A write of 1 to **GPIOPDR[n]** clears the corresponding **GPIOPUR[n]** enables. The change is effective on the second clock cycle after the write.

# Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 248).

GPIO Pull-Down Select (GPIOPDR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x514 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1	т т	rese	rved		I	1	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	r	r i	1	1 1	-		- -	1	1	DE	1 <u> </u>	r <u> </u>	
Туре	RO	RO	RO	RO	reserved         RO         RO         RO         R/W         R/W </td <td>R/W</td> <td>R/W</td> <td>R/W</td>									R/W	R/W	R/W
Reset	0	0	0	0	U	0	U	U	0	U	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	patibility	with futu	ure prod		value of		•	vide nould be
	7:0		PD	E	R/	W	0x00	Pad	Weak P	ull-Dowr	n Enable	!				
									-							

Value Description

0 The corresponding pin's weak pull-down resistor is disabled.

1 The corresponding pin's weak pull-down resistor is enabled.

A write of 1 to **GPIOPUR[n]** clears the corresponding **GPIOPDR[n]** enables. The change is effective on the second clock cycle after the write.

# Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 246).

#### GPIO Slew Rate Control Select (GPIOSLR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x518 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1			rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		i	1	rese	erved		1 I		Î			SF	RL	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	patibility	with futu	ure produ	he value ucts, the dify-write	value o	f a reserv	•	
	7:0		SRI	L	R/	W	0x00	Slev	v Rate L	imit Enat	ole (8-m	A drive o	nly)			
								The	SRL val	ues are o	defined a	as follows	s:			

- 0 Slew rate control disabled.
- 1 Slew rate control enabled.

# Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

Note: Pins configured as digital inputs are Schmitt-triggered.

The **GPIODEN** register is the digital enable register. By default, all GPIO signals are configured as digital inputs at reset. If a pin is being used as a GPIO or its Alternate Hardware Function, it should be configured as a digital input.

GPIO Digital Enable (GPIODEN)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x51C Type R/W, reset 0x0000.00FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								I		DE	EN				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W							
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Bit/Field	Name	Туре	Reset	[
31:8	reserved	RO	0x00	9 0 1
7:0	DEN	R/W	0xFF	I

Description

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Digital Enable

The DEN values are defined as follows:

- 0 Digital functions disabled.
- 1 Digital functions enabled.

# Register 19: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
														•	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	•	reserved								PID4							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Field			Name			pe	Reset	Des	lescription								
31:8			reserved		R	0	0x00	com	ware should not rely on the value of a reserved bit. To provide patibility with future products, the value of a reserved bit should be erved across a read-modify-write operation.								
7:0		PID4		R	0	0x00		GPIO Peripheral ID Register[7:0]									

## Register 20: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•	ļ	1		· ·			rese	erved			1	1	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved							PI	D5		I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	7:0		PID	5	R	0	0x00	GPI	O Periph	eral ID F	Register	[15:8]				

## Register 21: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1					rese	rved			1		1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•	I		rese	rved							PI	D6	•	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ty	pe	Reset	Des	cription							
31:8 reserved RO 0x00 Software compatib preserved						patibility	with futu	ure prod	ucts, the	value of	a reserv	•				
	7:0		PID	6	R	0	0x00	GPI	O Periph	ieral ID F	Register	[23:16]				

## Register 22: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•	ļ	1					rese	rved			I	1	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved							I Pl	D7		I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
con						ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•				
	7:0		PID	7	R	0	0x00	GPI	O Periph	ieral ID F	Register	31:24]				

## Register 23: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFE0 Type RO, reset 0x0000.0061

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	ſ	1	[			1 1	rese	rved			· · · · ·		1	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Ĩ		T	rese	rved		1 1					PI	00	Ì	ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	patibility	with futu	ire produ	ne value ucts, the lify-write	value of	a reserv	•	
	7:0		PID	0	R	0	0x61		O Periph			7:0] dentify th	e prese	nce of th	is periph	ieral.

## Register 24: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I				1 1	rese	rved					1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1	rese	rved	r	1 I		,,			PI	D1	ı	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	3it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
31:8 reserved RO 0x00 Softwa compa								with futu	ure produ	ucts, the	value of	erved bit f a reserv on.				
	7:0		PID	1	R	0	0x00		O Periph be used			-	e prese	nce of th	is periph	neral.

## Register 25: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFE8 Type RO, reset 0x0000.0018

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		[	1	[			г т 	rese	rved					I	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		ſ	1	rese	rved		1 I			r 1		PI	52	r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com		with futu	ire produ	ucts, the	value of	erved bit a reserv on.	•	
	7:0		PID	2	R	0	0x18		O Periph			-	e prese	nce of th	is periph	ieral.

## Register 26: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ſ	1	[			1 1	rese	rved	I			1	T	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1	rese	rved		1 1			I		PI	53	1	1	· ]
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	patibility	with futu	ure produ		value o	erved bit f a reserv on.	•	
	7:0		PID	3	R	0	0x01		O Periph be used			-	e prese	ence of th	is periph	ieral.

## Register 27: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 0 (GPIOPCellID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	rved							1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	T	r	rved		1 1					CI		r	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
E	Bit/Field		Nan	ie	Ту	ре	Reset	Des	cription							
Bit/Field     Name     Type     Reset     Description       31:8     reserved     RO     0x00     Software should in compatibility with preserved across							with futu	ure produ	ucts, the	value of	a reserv	•				
	7:0		CID	0	R	0	0x0D		O Prime		• •	-	eriphera	l identific	cation sy	stem.

## Register 28: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I				1 1	rese	rved					1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1	rese	rved	ſ	ı ı					CII	D1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	ware sho patibility served ac	with futu	ire produ	ucts, the	value of	a reserv	•	
	7:0		CID	1	R	0	0xF0		O Prime vides sof			-	eriphera	I identific	cation sy	stem.

## Register 29: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

#### GPIO PrimeCell Identification 2 (GPIOPCellID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1 1	rese	erved					T	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1	rese	rved		1 1					CI	D2	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
							0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	f a reserv	•	
	7:0		CID	2	R	0	0x05		O Prime vides sof		• •	-	eriphera	al identifio	cation sy	stem.

## Register 30: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFFC Type RO, reset 0x0000.00B1

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ſ	1	[	1		1 1	rese	rved				1	T	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		ſ	I	rese	rved		1 1			r 1		CII	D3	r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	ware sho patibility served ac	with futu	ire produ	ucts, the	value o	f a reserv	•	
	7:0		CID	3	R	0	0xB1		O Prime vides sof		• •	-	eriphera	al identifio	cation sy	stem.

# 8 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris<sup>®</sup> General-Purpose Timer Module (GPTM) contains three GPTM blocks (Timer0, Timer1, and Timer 2). Each GPTM block provides two 16-bit timers/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

In addition, timers can be used to trigger analog-to-digital conversions (ADC). The ADC trigger signals from all of the general-purpose timers are ORed together before reaching the ADC module, so only one timer should be used to trigger ADC events.

The GPT Module is one timing resource available on the Stellaris microcontrollers. Other timer resources include the System Timer (SysTick) (see 82).

The General-Purpose Timers provide the following features:

- Three General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers/counters. Each GPTM can be configured to operate independently:
  - As a single 32-bit timer
  - As one 32-bit Real-Time Clock (RTC) to event capture
  - For Pulse Width Modulation (PWM)
  - To trigger analog-to-digital conversions
- 32-bit Timer modes
  - Programmable one-shot timer
  - Programmable periodic timer
  - Real-Time Clock when using an external 32.768-KHz clock as the input
  - User-enabled stalling when the controller asserts CPU Halt flag during debug
  - ADC event trigger
- 16-bit Timer modes
  - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
  - Programmable one-shot timer
  - Programmable periodic timer
  - User-enabled stalling when the controller asserts CPU Halt flag during debug
  - ADC event trigger
- 16-bit Input Capture modes
  - Input edge count capture

- Input edge time capture
- 16-bit PWM mode
  - Simple PWM mode with software-programmable output inversion of the PWM signal

## 8.1 Block Diagram

**Note:** In Figure 8-1 on page 265, the specific CCP pins available depend on the Stellaris device. See Table 8-1 on page 265 for the available CCPs.

Figure 8-1. GPTM Module Block Diagram




Table 8-1. Available CCP Pins

Timer	16-Bit Up/Down Counter	Even CCP Pin	Odd CCP Pin
Timer 0	TimerA	CCP0	-
	TimerB	-	CCP1
Timer 1	TimerA	CCP2	-
	TimerB	-	CCP3
Timer 2	TimerA	CCP4	-
	TimerB	-	CCP5

## 8.2 Signal Description

Table 8-2 on page 266lists the external signals of the GP Timer module and describes the function of each. The GP Timer signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Assignment" lists the possible GPIO

pin placements for these GP Timer signals. The AFSEL bit in the **GPIO Alternate Function Select** (**GPIOAFSEL**) register (page 242) should be set to choose the GP Timer function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 223.

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
CCP0	29	I/O	TTL	Capture/Compare/PWM 0.
CCP1	13	I/O	TTL	Capture/Compare/PWM 1.
CCP2	30	I/O	TTL	Capture/Compare/PWM 2.
CCP3	12	I/O	TTL	Capture/Compare/PWM 3.
CCP4	11	I/O	TTL	Capture/Compare/PWM 4.
CCP5	43	I/O	TTL	Capture/Compare/PWM 5.

Table 8-2.	General-Pur	pose Timers	Signals	(48QFP)
				(

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

## 8.3 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 276), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 277), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 279). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

## 8.3.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the **GPTM TimerA Interval Load** (**GPTMTAILR**) register (see page 290) and the **GPTM TimerB Interval Load** (**GPTMTBILR**) register (see page 291). The prescale counters are initialized to 0x00: the **GPTM TimerA Prescale** (**GPTMTAPR**) register (see page 294) and the **GPTM TimerB Prescale** (**GPTMTBPR**) register (see page 295).

### 8.3.2 32-Bit Timer Operating Modes

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- GPTM TimerA Interval Load (GPTMTAILR) register [15:0], see page 290
- GPTM TimerB Interval Load (GPTMTBILR) register [15:0], see page 291
- GPTM TimerA (GPTMTAR) register [15:0], see page 298
- GPTM TimerB (GPTMTBR) register [15:0], see page 299

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

GPTMTBILR[15:0]:GPTMTAILR[15:0]

Likewise, a read access to GPTMTAR returns the value:

GPTMTBR[15:0]:GPTMTAR[15:0]

### 8.3.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 277), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 281), the timer begins counting down from its preloaded value. Once the 0x0000.0000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and triggers when it reaches the 0x000.0000 state. The GPTM sets the TATORIS bit in the **GPTM Raw Interrupt Status** (GPTMRIS) register (see page 286), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 288). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTMIMR) register (see page 284), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 287). The ADC trigger is enabled by setting the TAOTE bit in GPTMCTL.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is set, the timer freezes counting while the processor is halted by the debugger. The timer resumes counting when the processor resumes execution.

### 8.3.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 292) by the controller.

The input clock on an even CCP input is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTMIMR**, the GPTM also sets the RTCMIS bit in **GPTMMIS** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

## 8.3.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 276). This section describes each of the GPTM 16-bit modes of operation. TimerA and TimerB have identical modes, so a single description is given using an **n** to reference both.

### 8.3.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTNILR** and **GPTMTNPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the GPTMRIS register, and holds it until it is cleared by writing the GPTMICR register. If the time-out interrupt is enabled in GPTMIMR, the GPTM also sets the TnTOMIS bit in GPTMISR and generates a controller interrupt. The ADC trigger is enabled by setting the TnOTE bit in the GPTMCTL register.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TnSTALL bit in the **GPTMCTL** register is set, the timer freezes counting while the processor is halted by the debugger. The timer resumes counting when the processor resumes execution.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 25-MHz clock with Tc=20 ns (clock period).

Prescale	#Clock (T c) <sup>a</sup>	Max Time	Units
0000000	1	2.6214	mS
0000001	2	5.2428	mS
00000010	3	7.8642	mS
11111101	254	665.8458	mS
1111110	255	668.4672	mS
1111111	256	671.0886	mS

 Table 8-3. 16-Bit Timer With Prescaler Configurations

a. Tc is the clock period.

### 8.3.3.2 16-Bit Input Edge Count Mode

- **Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling-edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.
- Note: The prescaler is not available in 16-Bit Input Edge Count mode.


In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the **GPTMTnMR** register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTM Timern Match** (**GPTMTnMATCHR**) register is configured so that the difference between the value in the **GPTMTnILR** register and the **GPTMTnMATCHR** register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked).

The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 8-2 on page 269 shows how input edge count mode works. In this case, the timer start value is set to **GPTMTnILR** =0x000A and the match value is set to **GPTMTnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMTnMATCHR** register.



### Figure 8-2. 16-Bit Input Edge Count Mode Example

## 8.3.3.3 16-Bit Input Edge Time Mode

- **Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.
- **Note:** The prescaler is not available in 16-Bit Input Edge Time mode.

In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). The timer is capable of capturing three types of events: rising edge, falling edge, or both. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCTL** register.


When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current Tn counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMTNILR** register.

Figure 8-3 on page 270 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).

### Figure 8-3. 16-Bit Input Edge Time Mode Example



#### 8.3.3.4 16-Bit PWM Mode

**Note:** The prescaler is not available in 16-Bit PWM mode.

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. In this mode, the PWM frequency and period are synchronous events and therefore guaranteed to be glitch free. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from

**GPTMTnILR** and continues counting until disabled by software clearing the **TnEN** bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMTnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 8-4 on page 271 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMTnIRL**=0xC350 and the match value is **GPTMTnMATCHR**=0x411A.




Figure 8-4. 16-Bit PWM Mode Example

## 8.4 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMERO, TIMER1, and TIMER2 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

## 8.4.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0.

- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
  - **a.** Write a value of 0x1 for One-Shot mode.
  - **b.** Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.
- 7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7 on page 272. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

### 8.4.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on an even CCP input. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the GPTM asserts the RTCRIS bit in the **GPTMRIS** register and continues counting until Timer A is disabled or a hardware reset. The interrupt is cleared by writing the RTCCINT bit in the **GPTMICR** register.

### 8.4.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- **1.** Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
  - **a.** Write a value of 0x1 for One-Shot mode.
  - **b.** Write a value of 0x2 for Periodic mode.
- 4. If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).

- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the TnTOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 7. Set the TREN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the TnTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TnTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8 on page 273. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

### 8.4.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- 4. Configure the type of event(s) that the timer captures by writing the TnEVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TREN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 273 through step 9 on page 273.

### 8.4.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- **1.** Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.

- 4. Configure the type of event that the timer captures by writing the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TNEN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the CnERIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the GPTM Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the GPTM Timern (GPTMTnR) register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

### 8.4.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- **1.** Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TnPWML field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
- 7. Set the TREN bit in the GPTM Control (GPTMCTL) register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

## 8.5 Register Map

Table 8-4 on page 275 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x4003.0000
- Timer1: 0x4003.1000
- Timer2: 0x4003.2000

Note that the Timer module clock must be enabled before the registers can be programmed (see page 192). There must be a delay of 3 system clocks after the Timer module clock is enabled before any Timer module registers are accessed.

### Table 8-4. Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	276
0x004	GPTMTAMR	R/W	0x0000.0000	GPTM TimerA Mode	277
0x008	GPTMTBMR	R/W	0x0000.0000	GPTM TimerB Mode	279
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	281
0x018	GPTMIMR	R/W	0x0000.0000	GPTM Interrupt Mask	284
0x01C	GPTMRIS	RO	0x0000.0000	GPTM Raw Interrupt Status	286
0x020	GPTMMIS	RO	0x0000.0000	GPTM Masked Interrupt Status	287
0x024	GPTMICR	W1C	0x0000.0000	GPTM Interrupt Clear	288
0x028	GPTMTAILR	R/W	0xFFFF.FFFF	GPTM TimerA Interval Load	290
0x02C	GPTMTBILR	R/W	0x0000.FFFF	GPTM TimerB Interval Load	291
0x030	GPTMTAMATCHR	R/W	0xFFFF.FFFF	GPTM TimerA Match	292
0x034	GPTMTBMATCHR	R/W	0x0000.FFFF	GPTM TimerB Match	293
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM TimerA Prescale	294
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM TimerB Prescale	295
0x040	GPTMTAPMR	R/W	0x0000.0000	GPTM TimerA Prescale Match	296
0x044	GPTMTBPMR	R/W	0x0000.0000	GPTM TimerB Prescale Match	297
0x048	GPTMTAR	RO	0xFFFF.FFFF	GPTM TimerA	298
0x04C	GPTMTBR	RO	0x0000.FFFF	GPTM TimerB	299

## 8.6 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

## Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

#### GPTM Configuration (GPTMCFG)

	0	``
Timer0 base:	0x4003.0	000
Timer1 base:	0x4003.1	000
Timer2 base:	0x4003.2	2000
Offset 0x000		
Type R/W, re	set 0x000	0.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1		1	1 1	rese	rved	1	1			1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	1	1	reserved		1	I	1	I			GPTMCFG	i
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	GPTMCFG	R/W	0x0	GPTM Configuration The GPTMCFG values are defined as follows:
				Value Description

- 0x0 32-bit timer configuration.
- 0x1 32-bit real-time clock (RTC) counter configuration.
- 0x2 Reserved
- 0x3 Reserved
- 0x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of **GPTMTAMR** and **GPTMTBMR**.

## Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

#### GPTM TimerA Mode (GPTMTAMR)

Time Time Time Offse	r0 base: 0 r1 base: 0 r2 base: 0 et 0x004 R/W, rese	)x4003.00 )x4003.10 )x4003.20	000 000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			•	•		•	• •	reser	ved			•	:					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
					1	res	erved	ad TAAMS TACMR TAM										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0		
Reset	0	0	0	0	0	0	0	U	0	0	0	0	0	0	0	0		
E	Bit/Field		Nan	ne	Ту	ре	Reset	Desc	cription									
	31:4		reser	ved	R	0	0x00	patibility	with futu	ure produ	ucts, the	e of a rese value of e operatio	a reserv					
	3		TAAN	ИS	R/	W	0	GPT	M Time	A Altern	ate Mod	e Selec	t					
								The	TAAMS V	alues ar	e define	ed as foll	ows:					
								Value Description										
								0	Capt	ure mode	e is enat	oled.						
								1	PWM	1 mode is	s enable	d.						
									Note				de, you m R field to		clear the	TACMR		
	2		TAC	٨R	R/	w	0	GPTM TimerA Capture Mode										
								The TACMR values are defined as follows:										
								Valu	ie Desc	ription								
								0	Edge	-Count r	node							
								1	Edge	-Time m	ode							

Bit/Field	Name	Туре	Reset	Description
1:0	TAMR	R/W	0x0	GPTM TimerA Mode The TAMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The Timer mode is based on the timer configuration defined by bits 2:0 in the <b>GPTMCFG</b> register (16-or 32-bit).
				In 16-bit timer configuration, TAMR controls the 16-bit timer modes for TimerA.

In 32-bit timer configuration, this register controls the mode and the contents of  $\ensuremath{\mathsf{GPTMTBMR}}$  are ignored.

## Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

#### GPTM TimerB Mode (GPTMTBMR)

Time Time Time Offse	r0 base: 0 r1 base: 0 r2 base: 0 et 0x008 R/W, rese	)x4003.00 )x4003.10 )x4003.20	000 000 000		,													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
						•		resei	ved							•		
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO		
Reset								0				U		0		0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
						res	erved	TBAMS TBCMR TBN										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0		
Reset	0	0	0	0	0	0	0	U	0	0	0	0	0	0	0	0		
E	Bit/Field		Nam	ne	Ту	pe	Reset	Desc	cription									
31:4 reserved					R	.0	0x00	Software should not rely on the value of a reserved to compatibility with future products, the value of a reserved across a read-modify-write operation.						a reserv				
	3		TBA	MS	R	W	0	GPT	M Time	rB Altern	ate Mod	e Select	t					
								The	TBAMS	values ar	e define	d as foll	ows:					
								Valu	ie Desc	Description								
								0	Capt	ure mode	e is enat	oled.						
								1	PWN	1 mode is	s enable	d.						
									Note				de, you m R field to		clear the	TBCMR		
	2		TBC	٨R	R	W	0			rB Captu values ar			ows:					
									1.201110		0 00000							
								Valu	le Desc	ription								
								0	Edge	e-Count r	node							
								1	Edge	e-Time m	ode							

Bit/Field	Name	Туре	Reset	Description
1:0	TBMR	R/W	0x0	GPTM TimerB Mode The TBMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The timer mode is based on the timer configuration defined by bits 2:0 in the <b>GPTMCFG</b> register.
				In 16-bit timer configuration, these bits control the 16-bit timer modes for TimerB.
				In 32-bit timer configuration, this register's contents are ignored and <b>GPTMTAMR</b> is used.

## Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger. The output trigger can be used to initiate transfers on the ADC module.

51.1				-,													
Timer Timer Offse	r1 base: ( r2 base: ( et 0x00C	0x4003.00 0x4003.10 0x4003.20 et 0x0000	000 000														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1		1			1 1	rese	erved	1				1	r r		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved	TBPWML	TBOTE	reserved	TBE	/ENT	TBSTALL	TBEN	reserved	TAPWML	TAOTE	RTCEN	TAE	/ENT	TASTALL	TAEN	
Туре	RO	R/W	R/W	RO	R/W	R/W	R/W	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
B	Bit/Field		Nam	ne	Ty	pe	Reset	Des	cription								
	31:15		reserv	ved	R	0	0x00		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be								
										cross a r	•				ved bit sh	ould be	
	14		TBPW	/ML	R/	W	0	GP <sup>-</sup>	TM Time	rB PWM	Output I	evel					
								The	TBPWMI	values a	are defin	ed as fo	llows:				
								Val	ue Desc	ription							
								0	0 Output is unaffected.								
								1 Output is inverted.									
	13		TBO	TE	R/	W	0	GP <sup>-</sup>	TM Time	rB Outpu	ıt Triggei	Enable					
								The	TBOTE	values ar	e define	d as follo	ows:				
								Val	ue Desc	ription							
								0	The	output Ti	merB AD	C trigge	r is disa	bled.			
									The	output Ti	merB AD	OC trigge	r is enal	bled.			
In addition, the ADC must be enabled and the timer selected as a trigg source with the $EMn$ bit in the <b>ADCEMUX</b> register (see page 339).																	

GPTM Control (GPTMCTL)

Bit/Field	Name	Туре	Reset	Description
11:10	TBEVENT	R/W	0x0	GPTM TimerB Event Mode The TBEVENT values are defined as follows:
				ValueDescription0x0Positive edge0x1Negative edge0x2Reserved0x3Both edges
9	TBSTALL	R/W	0	GPTM Timer B Stall Enable The TBSTALL values are defined as follows:
				<ul> <li>Value Description</li> <li>Timer B continues counting while the processor is halted by the debugger.</li> <li>Timer B freezes counting while the processor is halted by the debugger.</li> </ul>
				If the processor is executing normally, the $\ensuremath{\mathtt{TBSTALL}}$ bit is ignored.
8	TBEN	R/W	0	GPTM TimerB Enable
				The TBEN values are defined as follows:
				Value Description
				0 TimerB is disabled.
				<ol> <li>TimerB is enabled and begins counting or the capture logic is enabled based on the <b>GPTMCFG</b> register.</li> </ol>
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	TAPWML	R/W	0	GPTM TimerA PWM Output Level
				The TAPWML values are defined as follows:
				Value Description
				0 Output is unaffected.
				1 Output is inverted.
5	TAOTE	R/W	0	GPTM TimerA Output Trigger Enable The TAOTE values are defined as follows:
				Value Description
				0 The output TimerA ADC trigger is disabled.
				1 The output TimerA ADC trigger is enabled.
				In addition, the ADC must be enabled and the timer selected as a trigger

Bit/Field	Name	Туре	Reset	Description
4	RTCEN	R/W	0	GPTM RTC Enable The RTCEN values are defined as follows:
				<ul><li>Value Description</li><li>0 RTC counting is disabled.</li><li>1 RTC counting is enabled.</li></ul>
3:2	TAEVENT	R/W	0x0	GPTM TimerA Event Mode The TAEVENT values are defined as follows:
				Value Description 0x0 Positive edge 0x1 Negative edge
				0x2 Reserved 0x3 Both edges
1	TASTALL	R/W	0	GPTM Timer A Stall Enable The TASTALL values are defined as follows:
				<ul><li>Value Description</li><li>0 Timer A continues counting while the processor is halted by the debugger.</li></ul>
				1 Timer A freezes counting while the processor is halted by the debugger.
0	TAEN	R/W	0	If the processor is executing normally, the TASTALL bit is ignored. GPTM TimerA Enable
				<ul> <li>The TAEN values are defined as follows:</li> <li>Value Description</li> <li>0 TimerA is disabled.</li> <li>1 TimerA is enabled and begins counting or the capture logic is</li> </ul>
				enabled based on the <b>GPTMCFG</b> register.

### Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

#### GPTM Interrupt Mask (GPTMIMR) Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x018 Type R/W, reset 0x0000.0000 31 30 29 28 24 22 16 27 26 25 23 21 20 19 18 17 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RTCIM CBEIM CBMIM твтоім CAEIM CAMIM TATOIM reserved reserved R/W R/W R/W RO RO RO RO RO R/W R/M RO RO RO RO R/W R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Reset Description Type RO 0x00 Software should not rely on the value of a reserved bit. To provide 31:11 reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 10 CBEIM R/W GPTM CaptureB Event Interrupt Mask 0 The CBEIM values are defined as follows: Value Description 0 Interrupt is disabled. Interrupt is enabled. 1 9 CBMIM R/W 0 GPTM CaptureB Match Interrupt Mask The CBMIM values are defined as follows: Value Description 0 Interrupt is disabled. Interrupt is enabled. 1 GPTM TimerB Time-Out Interrupt Mask TBTOIM R/W 8 0 The TBTOIM values are defined as follows: Value Description Interrupt is disabled. 0 Interrupt is enabled. 1 7:4 RO 0 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be

preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
3	RTCIM	R/W	0	GPTM RTC Interrupt Mask The RTCIM values are defined as follows:
				<ul><li>Value Description</li><li>0 Interrupt is disabled.</li><li>1 Interrupt is enabled.</li></ul>
2	CAEIM	R/W	0	GPTM CaptureA Event Interrupt Mask The CAEIM values are defined as follows:
				<ul><li>Value Description</li><li>0 Interrupt is disabled.</li><li>1 Interrupt is enabled.</li></ul>
1	CAMIM	R/W	0	GPTM CaptureA Match Interrupt Mask The CAMIM values are defined as follows:
				<ul><li>Value Description</li><li>0 Interrupt is disabled.</li><li>1 Interrupt is enabled.</li></ul>
0	ΤΑΤΟΙΜ	R/W	0	GPTM TimerA Time-Out Interrupt Mask The TATOIM values are defined as follows:
				<ul><li>Value Description</li><li>0 Interrupt is disabled.</li><li>1 Interrupt is enabled.</li></ul>

## **Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C**

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

### GPTM Raw Interrupt Status (GPTMRIS)

Timer0 base: 0x4003.0000
Timer1 base: 0x4003.1000
Timer2 base: 0x4003.2000
Offset 0x01C
Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	I																		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Г	1		reserved	ï		CBERIS	CBMRIS	TBTORIS		rese	rved	I	RTCRIS	CAERIS	CAMRIS	TATORIS			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
В	it/Field	d Name T				pe	Reset	Des	Description										
:	31:11		reserv	ed	R	0	0x00	com	Software should not rely on the value of a reserved bit. To provi compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.										
	10		CBER	RIS	R	0	0		GPTM CaptureB Event Raw Interrupt This is the CaptureB Event interrupt status prior to masking.						sking.				
	9		CBMRIS			0	0		GPTM CaptureB Match Raw Interrupt This is the CaptureB Match interrupt status prior to masking.										
	8		TBTOP	રાડ	R	0	0		GPTM TimerB Time-Out Raw Interrupt This is the TimerB time-out interrupt status prior to masking.						sking.				
	7:4		reserved			0	0x0	com	Software should not rely on the value of a reserved bit. compatibility with future products, the value of a reserve preserved across a read-modify-write operation.					•					
	3		RTCR	lIS	R	0	0		GPTM RTC Raw Interrupt This is the RTC Event interrupt status prior to masking.						i.				
	2		CAER	RIS	R	0	0		GPTM CaptureA Event Raw Interrupt This is the CaptureA Event interrupt statu					or to ma	sking.				
	1		CAMR	RIS	R	0	0		•	ureA Mat aptureA		•		ior to ma	isking.				
	0		TATOF	RIS	R	0	0		This is the CaptureA Match interrupt status prio GPTM TimerA Time-Out Raw Interrupt This the TimerA time-out interrupt status prior to						o masking.				

## Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

Timer	r1 base: 0 r2 base: 0																	
	t 0x020 RO, reset	0x0000	.0000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[	ľ		n r					rese	rved				r 1	1	r			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	•		reserved			CBEMIS	CBMMIS	TBTOMIS		rese			RTCMIS	CAEMIS		TATOMIS		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
В	Bit/Field		Nam	е	Ту	ре	Reset	Des	cription									
	31:11	1 reserved RO 0x00 Software should not rely compatibility with future preserved across a read						ure produ	ucts, the	value of	a reserv							
	10		CBEMIS		RO		0		GPTM CaptureB Event Masked Interrupt This is the CaptureB event interrupt status after masking.									
	9		CBMMIS		R	0	0		GPTM CaptureB Match Masked Interrupt This is the CaptureB match interrupt status after masking.									
	8		TBTOMIS			0	0		GPTM TimerB Time-Out Masked Interrupt This is the TimerB time-out interrupt status after masking.									
	7:4		reserved		RO		0x0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	3		RTCMIS		RO		0		GPTM RTC Masked Interrupt This is the RTC event interrupt status after masking.									
	2		CAEM	IIS	RO		0		GPTM CaptureA Event Masked Interrupt This is the CaptureA event interrupt status after masking.									
	1		CAMM	1IS	RO		0		GPTM CaptureA Match Masked Interrupt This is the CaptureA match interrupt status after masking.					ing.				
	0		TATOMIS			0	0		GPTM TimerA Time-Out Masked Interrupt This is the TimerA time-out interrupt status after masking.									

### GPTM Masked Interrupt Status (GPTMMIS)

Timer0 base: 0x4003.0000

## Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

GPT	M Inter	rupt Cl	ear (GP	TMICR	)															
Timer Timer Timer Offse	r0 base: 0 r1 base: 0 r2 base: 0 t 0x024 W1C, res	x4003.00 x4003.10 x4003.20	000 000 000		,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
	ľ	IIIIIIIIIIIIIIIIIIIIIII reserved																		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
	I		reserved			CBECINT	CBMCINT	TBTOCINT		rese	rved	•	RTCCINT	CAECINT	CAMCINT	TATOCINT				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0				
E	Bit/Field Name Type Reset Description																			
	31:11		reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.																	
	10		CBEC	INT	W	1C	0	GPTM CaptureB Event Interrupt Clear The CBECINT values are defined as follows:												
		<ul><li>Value Description</li><li>0 The interrupt is unaffected.</li><li>1 The interrupt is cleared.</li></ul>																		
	9		CBMC	INT	W	1C	0	GPTM CaptureB Match Interrupt Clear The CBMCINT values are defined as follows:												
								Vali	ue Desc	rintion										
								0		•	is unaffe	inaffected								
									interrupt is unaffected. interrupt is cleared.											
	8	TBTOCINT			W	1C	0		GPTM TimerB Time-Out Interrupt Clear The TBTOCINT values are defined as follows:											
Value Description																				
								0		nterrupt	is unaffe	ected.								
								1		nterrupt										
	7:4	reserved RO 0x0 Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit sh																		

preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
3	RTCCINT	W1C	0	GPTM RTC Interrupt Clear The RTCCINT values are defined as follows:
				<ul><li>Value Description</li><li>0 The interrupt is unaffected.</li><li>1 The interrupt is cleared.</li></ul>
2	CAECINT	W1C	0	GPTM CaptureA Event Interrupt Clear The CAECINT values are defined as follows:
				<ul><li>Value Description</li><li>0 The interrupt is unaffected.</li><li>1 The interrupt is cleared.</li></ul>
1	CAMCINT	W1C	0	GPTM CaptureA Match Interrupt Clear The CAMCINT values are defined as follows:
				<ul><li>Value Description</li><li>0 The interrupt is unaffected.</li><li>1 The interrupt is cleared.</li></ul>
0	TATOCINT	W1C	0	GPTM TimerA Time-Out Interrupt Clear The TATOCINT values are defined as follows:
				<ul><li>Value Description</li><li>0 The interrupt is unaffected.</li><li>1 The interrupt is cleared.</li></ul>

Timer0 base: 0x4003.0000

GPTM TimerA Interval Load (GPTMTAILR)

## Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

Timer Offse	2 base: 0 t 0x028	0x4003.10 0x4003.20 et 0xFFF	000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Î	T	1		1	<u>г г</u>	TAI	I LRH	I	1	1	1	1	1	I
Туре <b>І</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1		1	1 1	TAI	LRL	I	1	1	ı	1	1	1
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
B	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		TAIL	RH	R	W	0xFFFF	GP <sup>-</sup>	TM Time	rA Interv	al Load	Reaister	Hiah			
								Whe Tim	en config erB Inte e. A read	ured for <b>rval Loa</b>	32-bit m ad (GPT	ode via ti MTBILR	ne <b>GPTN</b> ) register	r loads th	nis value	
									6-bit mo e of <b>GP1</b>	,		ls as 0 ai	nd does	not have	e an effec	ct on the
	15:0		TAIL	RL	R/	W	0xFFFF	GP <sup>-</sup>	TM Time	rA Interv	al Load	Register	Low			
									both 16- erA. A re			-	0			iter for

June 18, 2012

return the current value of GPTMTBILR.

#### Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

#### GPTM TimerB Interval Load (GPTMTBILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x02C Type R/W, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	T	1	· · · ·		1 1	rese	erved	1	1				1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I	1	 		1 1	TBI	LRL	r	1			r		
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0x0000	com	tware sho patibility served ac	with fut	ure produ	ucts, the	value of	a reserv	•	
	15:0		TBIL	RL	R/	W	0xFFFF	GP	TM Time	rB Interv	al Load	Register				
									en the Gl ates <b>GP</b>		-	•		-		

## Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

Timer Timer Timer	0 base: ( 1 base: (	erA Ma 0x4003.00 0x4003.10 0x4003.20	000	ТМТАМ	IATCHF	R)										
Туре		et 0xFFF														
ſ	31	30	29 I	28	27	26 I	25	24	23 MRH	22	21 I	20	19 I	18 I	17 I	16
[	DAA	DAA	DAA	DAA		R/W	DAA			DAA	DAA	DAA		DAA	DAA	
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1			1		TA	MRL	1	I	1		1	1	'
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W	R/W 1	R/W 1	R/W 1	R/W	R/W 1	R/W 1	R/W 1	R/W	R/W 1	R/W 1	R/W 1
Reset	,		i					I	I			ļ				Ĩ
В	it/Field		Nan	ne	Ту	ре	Reset	Des	scription							
	31:16		TAM	RH	R/	W	0xFFFF	GP'	TM Time	rA Match	n Registe	er High				
								GP	en config TMCFG I TMTAR,	, register,	this valu	e is com	pared to			
								In 1	6-bit mo e of <b>GPT</b>	de, this f	ield read			not have	an effec	ct on the
	15:0		TAM	RL	R/	w	0xFFFF	GP	TM Time	rA Match	n Registe	er Low				
								GP	en config TMCFG I TMTAR,	register,	this valu	e is com	pared to	,		
								Wh	en config ermines f	jured for	PWM m	ode, this	s value a	•	GPTM	TAILR,
								Wh <b>GP</b> nun	en config TMTAILF nber of e us this va	jured for <b>R</b> , determ dge ever	Edge Co	ount moo v many e	de, this v edge eve	alue alo nts are c	ounted.	

## Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034

This register is used in 16-bit PWM and Input Edge Count modes.

Timer Timer Timer Offse	M Time n0 base: ( n1 base: ( n2 base: ( t 0x034 R/W, res	0x4003.0 0x4003.1 0x4003.2	000 000	ТМТВМ	1ATCHF	R)										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		1	1	ï			<del>, ,</del>	rese	rved	1	I	1	۱		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1	I			1 1	TBN	/RL	1	I	Ì			1	·
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0x0000	com	patibility	with fut	ure produ	ucts, the	of a rese value of operation	a reserv	•	vide hould be
	15:0		TBM	RL	R/	W	0xFFFF	GP1	M Time	rB Match	n Registe	er Low				
										•		,	s value al ut PWM :	0	n GPTM	ITBILR,
								GP1 num	MTBIL	<b>R</b> , determ dge ever	nines hov	v many e	de, this v edge ever ual to the	nts are c	ounted.	The total ITBILR

### Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

#### GPTM TimerA Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x038 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ſ	1	1	 		1 1	rese	rved	[				1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved							TAF	i PSR	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		TAPS	SR	R/	W	0x00	GPT	FM Timer	A Presc	ale					
									register ne registe		s value c	on a write	e. A read	returns	the curre	nt value

Refer to Table 8-3 on page 268 for more details and an example.

### Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

#### GPTM TimerB Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x03C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•		1	1				rese	erved	1			1	I	I	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1	rese	rved					I		TBF	I PSR I	I	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		TBPS	SR	R/	W	0x00	GPT	TM Time	rB Presc	ale					
									register nis regist		s value o	on a write	e. A read	returns	the curre	nt value

Refer to Table 8-3 on page 268 for more details and an example.

### Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of **GPTMTAMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

#### GPTM TimerA Prescale Match (GPTMTAPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x040 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				ı ı	rese	rved	1	1	1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		1 1				1	TAP	SMR	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO 0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	be	Reset	Des	cription							
	31:8		reserv	/ed	R	C	0x00	com	ware sho patibility served ac	with fut	ure produ	ucts, the	value of	a reserv	•	
	7:0		TAPS	MR	R/	W	0x00	GP1	M Timer	A Preso	ale Mato	ch				
									value is nts while				AMATCH	HR to de	tect time	r match

### Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of **GPTMTBMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

#### GPTM TimerB Prescale Match (GPTMTBPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x044 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1	rese	rved				1	1	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I			rese	rved	I						TBP	SMR	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ire produ	ucts, the	value of	a reserv	•	
	7:0		TBPS	MR	R/	W	0x00	GP1	M Timer	B Presc	ale Mato	:h				
									value is nts while		0		BMATCI	HR to de	tect time	er match

### Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the number of edges that have occurred.

GP1	M Time	erA (G	PTMTAF	R)												
Timer Timer Offse	r0 base: 0 r1 base: 0 r2 base: 0 t 0x048 RO, rese	)x4003.1 )x4003.2	1000 2000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	ľ		1		, , , , , , , , , , , , , , , , , , ,		1 1	TAI	RH	1	1	1	1	1	1	
Type Reset	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	Î		1	r	1 1		1 1	TA	RL	ſ	1	1	1	1	1	
Type Reset	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
E	8it/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:16		TAR	Η	R	0	0xFFFF	If the	e GPTM	CFG is i		it mode,	TimerB v read as		read. If ti	he
	15:0		TAR	L	R	0	0xFFFF	A re exce	ad returi	ut Edge	irrent val					<b>egister</b> , of edges

## Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the number of edges that have occurred.

Time Time Time Offse	TM Time r0 base: 0) r1 base: 0) r2 base: 0)	x4003.0 x4003.2 x4003.2 0x0000	0000 1000 2000 0.FFFF													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		I	I	1		1 1	rese	erved	1	1	I	1 1	1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		I	1	1		1 1	TE	BRL	I	1	ł	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Bit/Field 31:16		Nai		Ty R		Reset 0x0000	Sof con	npatibility	with fut	ure proc	the value lucts, the dify-write	value of	a reserv	•	
	15:0		TB	RL	R	0	0xFFFF	GP	TM Time	rB						
								exc		out Edge		llue of the mode, wh				-

## 9 Watchdog Timer

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.


The Stellaris<sup>®</sup> Watchdog Timer module has the following features:

- 32-bit down counter with a programmable load register
- Separate watchdog clock with an enable
- Programmable interrupt generation logic with interrupt masking
- Lock register protection from runaway software
- Reset generation logic with an enable/disable
- User-enabled stalling when the controller asserts the CPU Halt flag during debug

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

## 9.1 Block Diagram

#### Figure 9-1. WDT Module Block Diagram



## 9.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the WDTLOAD register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

## 9.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the WDTLOAD register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

## 9.4 Register Map

Table 9-1 on page 302 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x4000.0000.

Offset	Name	Туре	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	304
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	305
0x008	WDTCTL	R/W	0x0000.0000	Watchdog Control	306
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	307
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	308
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	309
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	310
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	311
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	312
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	313
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	314
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	315
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	316
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	317
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	318

#### Table 9-1. Watchdog Timer Register Map

Table 9-1. Watchdog Timer Register Map (d	continued)
······································	,


Offset	Name	Туре	Reset	Description	See page
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	319
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	320
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	321
0xFF8	WDTPCellID2	RO	0x0000.0005	Watchdog PrimeCell Identification 2	322
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	323

## 9.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.


## Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.



## Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.



. . . . . . . . .

## Register 3: Watchdog Control (WDTCTL), offset 0x008

This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.


When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

Wat	chdog (	Control	(WDTC	TL)												
	0x4000.0	0000														
	t 0x008 R/W, res	et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1		rese	rved	1	1	1		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resel																
1	15	14	13 I	12	11	10	9	8	7	6	5	4	3	2	1	
					l		reser		L						RESEN	INTEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
Bit/Field Name Type Reset Description																
	31:2		reser	od	P	0	0x00	Soft	wara shi	ould not	roly on t	ha valua	of a res	orvod hi	t. To prov	vide
	51.2		16361					ved bit sh								
								pres	served a	cross a r	ead-moo	dify-write	operatio	on.		
	1		RES	ΞN	R/	W	0	Wat	chdog R	eset Ena	able					
								The	RESEN	values a	re define	d as foll	ows:			
								Vali	ue Desc	rintion						
								0		•						
								1			/atchdoo	module	reset ou	itout		
									2.104		atonaog	modulo		i ip a ti		
	0		INTE	IN	R/	w	0	Wat	chdog Ir	iterrupt E	Enable					
								The	INTEN	values a	re define	d as foll	ows:			
								Val	ue Desc	ription						
								0		•	nt disabl hardwar	•	this bit i	s set, it	can only	be
								1				,	enabled		oo oro io	unorod

1 Interrupt event enabled. Once enabled, all writes are ignored.

## Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.



## Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

#### Watchdog Raw Interrupt Status (WDTRIS)

Offse	0x4000.0 t 0x010 RO, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	l		1	I	1 1 1		Î Î	rese	rved	1		1		I	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1	I	· ·		•	reserved				•		1	1	WDTRIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31:1		reserv	ved	R	C	0x00	com	patibility	with futu	ire prod	he value ucts, the dify-write	value of	a reserv	•	vide hould be
	0		WDTI	ris	R	C	0		0	aw Interr w interru	•	us (prior to	masking	) of <b>WD</b>	TINTR.	

### Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

#### Watchdog Masked Interrupt Status (WDTMIS)

Base 0x4000.0000 Offset 0x014 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		ı ı				ı ı	rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I							reserved								WDTMIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:1		reserv	ved	R	С	0x00	com	ware sho patibility erved ac	with futu	ire produ	ucts, the	value of	a reserv	•	vide hould be
	0		WDTN	/IS	R	C	0		chdog M es the ma		•		r maskir	ng) of the		NTR
								inter	rupt.							

## Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

Base Offse	chdog 0x4000. t 0x418 R/W, res	0000	VDTTES	ST)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1		1	rese	rved	1	1	1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	reserved	1		-	STALL		1	1	rese	rved	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nai	me	Ту	ре	Reset	Des	cription							
Bit/Field     Name     Type     Reset     Description       31:9     reserved     RO     0x00     Software should not rely on the value of a rescompatibility with future products, the value of preserved across a read-modify-write operation												a reserv	•			
	8		STA		R/	W	0	Wat	chdog S	tall Enab	ole					
8 STALL R/W 0 Watchdog Stall Enable When set to 1, if the Stellaris microcontroller is stopped with a debug the watchdog timer stops counting. Once the microcontroller is restar the watchdog timer resumes counting.													00 /			
	7:0		rese	rved	R	0	0x00	com	patibility	with futu	ure prod	the value ucts, the dify-write	value of	a reserv		

## Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).

Base Offse	0x4000.0 t 0xC00	•	VDTLOC	CK)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		1	1	r	ı		т т	WDT	Lock		r	1	1	1	r	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ĺ	15       14       13       12       11       10       9       8       7       6       5       4       3       2       1       0         I       I       I       I       I       I       I       I       I       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0															
Туре	L L L L L L L L L L L L L L L L L L L															
Reset	U	U	U	U	U	U	0	U	U	U	U	U	U	U	U	0
В	Bit/Field Name Type Reset Description															
	31:0		WDTL	ock	R/	W	0x0000	Wat	chdog Lo	ock						
								write	e access		of any c			e watchd lies the l	0 0	
								A re	ad of thi	s registe	r returns	the follo	owing va	lues:		
									Value	Descr	iption					
								0x0	000.000	1 Locke	d					
								0x0	000.000	0 Unloc	ked					

## Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 4 (WDTPeriphID4)

<b>U</b>	
Base 0x4000.0000	
Offset 0xFD0	
Type RO, reset 0x0000.0000	

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	erved			•	1	•	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved	I	1	1				PI	D4	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv		vide hould be
	7:0		PID	4	R	0	0x00	WD	T Periph	eral ID F	Register[	7:0]				

#### Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 5 (WDTPeriphID5)

Base 0x4000.0000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		i	1				т т	rese	erved	1		1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved					•		PI	D5	•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	51				Ту	ре	Reset	Des	scription							
	31:8 reserved					0	0x00	com	npatibility	ould not with futu cross a r	ure prod	ucts, the	value of	a reserv	•	
	7:0		PID	5	R	0	0x00	WD	T Periph	eral ID F	Register[	15:8]				

# Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 6 (WDTPeriphID6)

Base 0x4000.0000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1	rese	rved			1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei				-		-			-						U	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Type RO RO RO RO RO RO RO RO												PI	D6	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ıe	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	vide hould be
	7:0		PID	6	R	0	0x00	WD.	T Periph	eral ID F	Register[	23:16]				

#### Stellaris<sup>®</sup> LM3S328 Microcontroller

# Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 7 (WDTPeriphID7)

Base 0x4000.0000 Offset 0xFDC Type RO, reset 0x0000.0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 15 14 13 11 10 9 8 7 6 5 4 3 2 0 1 PID7 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Reset Name Туре 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 PID7 RO 0x00 WDT Peripheral ID Register[31:24]

# Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 0 (WDTPeriphID0)

Base 0x4000.0000 Offset 0xFE0 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· ·		1	rese	rved			•		I	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei					-	-			-	-					U	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	rese	rved			PI	D0		•	'				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
E	Bit/Field		Nan	ie	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	vide nould be
	7:0		PID	0	R	0	0x05	Wat	chdog P	eripheral	ID Reg	ister[7:0]				

# Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 1 (WDTPeriphID1)

Base 0x4000.0000 Offset 0xFE4 Type RO, reset 0x0000.0018

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 15 14 13 11 10 9 8 7 6 5 4 3 2 0 1 PID1 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 Bit/Field Description Reset Name Туре 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 PID1 RO 0x18 Watchdog Peripheral ID Register[15:8]

# Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 2 (WDTPeriphID2)

Base 0x4000.0000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
										reserved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		· · ·	T		rved		r -	-				r	D2		r				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0			
E	Bit/Field		Nam	ne	Ту	Туре		Des	cription										
31:8			reserved		R	0	0x00	com	ftware should not rely on the value of a reserved bit. To provide mpatibility with future products, the value of a reserved bit should be eserved across a read-modify-write operation.										
7:0			PID2		R	0	0x18	Wat	/atchdog Peripheral ID Register[23:16]										

# Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 3 (WDTPeriphID3)

Base 0x4000.0000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			1				1	rese	reserved									
Type	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO		
Reset	0	U	U	0	0	U	U	0	0	0	U	0	0	U	U	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			•	rese	rved				PID3									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1		
E	Bit/Field		Nam	Туре		Reset	Des	cription										
	31:8		reser	od	RO		0x00	Soft	Software should not rely on the value of a reserved bit. To provide							vide		
	51.0		reserved				com	patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•				
	7:0		PID3		RO 0x01		Wat	Watchdog Peripheral ID Register[31:24]										

## Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 0 (WDTPCellID0)

	.,,,																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	I	r	1	r	r r	rese	erved	ſ		1	r I		r			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	I	rese	rved	I	1 1											
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1		
E	Bit/Field		Name			ре	Reset	Des	cription									
	31:8		reserved		R	cor		com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	7:0		CID	RO 0x0D		Wat	Watchdog PrimeCell ID Register[7:0]											

## Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 1 (WDTPCellID1)

Base 0x4000.0000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1					erved			1	1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1 1	rese	rved		1 1	CID1									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	
E	Bit/Field		Nam	Туре		Reset	Des	cription									
31:8			reserved		RO 0x0		0x00	com	ware sho patibility served ac	with futu	ire prod	ucts, the	value of	a reserv	•		
	7:0		CID1		RO		0xF0	Wat	Vatchdog PrimeCell ID Register[15:8]								

## Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 2 (WDTPCellID2)

Base 0x4000.0000
Offset 0xFF8
Type RO, reset 0x0000.0005

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
[		I	1	I	1		I	rese	erved		1	1	1	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	rese	erved	ſ	1										
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	
В	Bit/Field		Name			Туре		Des	Description								
	31:8		reserved		R	со		com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	7:0		CID	RO 0x0			Wat	Watchdog PrimeCell ID Register[23:16]									

## Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 3 (WDTPCellID3)

Base 0x4000.0000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	ľ		, ,				· ·	rese	rved	1	r	1		T	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
				rese	rved			СІДЗ									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1	
E	Bit/Field		Nam	Ту	ре	Reset	Des	Description									
31:8			reserved		RO 0x00		0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.								
	7:0		CID3		RO		0xB1	Wat	tchdog PrimeCell ID Register[31:24]								

## 10 Analog-to-Digital Converter (ADC)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number.


The Stellaris<sup>®</sup> ADC module features 10-bit conversion resolution and supports eight input channels, plus an internal temperature sensor. The ADC module contains four programmable sequencer which allows for the sampling of multiple analog input sources without controller intervention. Each sample sequence provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequence priority.

The Stellaris ADC module provides the following features:

- Eight analog input channels
- Single-ended and differential-input configurations
- On-chip internal temperature sensor
- Sample rate of 500 thousand samples/second
- Flexible, configurable analog-to-digital conversion
- Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
  - Controller (software)
  - Timers
  - GPIO
- Hardware averaging of up to 64 samples for improved accuracy
- Converter uses an internal 3-V reference

## 10.1 Block Diagram

Figure 10-1 on page 325 provides details on the internal configuration of the ADC controls and data registers.





## 10.2 Signal Description

The signals are analog functions for some GPIO signals. The column in the table below titled "Pin Assignment" lists the GPIO pin placement for the ADC signals. The AIN<sub>X</sub> analog signals are not 5-V tolerant and go through an isolation circuit before reaching their circuitry. These signals are configured by clearing the corresponding DEN bit in the **GPIO Digital Enable (GPIODEN)** register and setting the corresponding AMSEL bit in the **GPIO Analog Mode Select (GPIOAMSEL)** register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 223.

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description				
ADC0	1	I	Analog	Analog-to-digital converter input 0.				
ADC1	2	I	Analog	Analog-to-digital converter input 1.				
ADC2	3	I	Analog	Analog-to-digital converter input 2.				
ADC3	4	I	Analog	Analog-to-digital converter input 3.				
ADC4	48	I	Analog	Analog-to-digital converter input 4.				
ADC5	47	I	Analog	Analog-to-digital converter input 5.				
ADC6	46	I	Analog	Analog-to-digital converter input 6.				
ADC7	45	I	Analog	Analog-to-digital converter input 7.				

#### Table 10-1. ADC Signals (48QFP)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

## **10.3** Functional Description

The Stellaris ADC collects sample data by using a programmable sequence-based approach instead of the traditional single or double-sampling approaches found on many ADC modules. Each *sample* 

*sequence* is a fully programmed series of consecutive (back-to-back) samples, allowing the ADC to collect data from multiple input sources without having to be re-configured or serviced by the controller. The programming of each sample in the sample sequence includes parameters such as the input source and mode (differential versus single-ended input), interrupt generation on sample completion, and the indicator for the last sample in the sequence.

#### 10.3.1 Sample Sequencers

The sampling control and data capture is handled by the sample sequencers. All of the sequencers are identical in implementation except for the number of samples that can be captured and the depth of the FIFO. Table 10-2 on page 326 shows the maximum number of samples that each sequencer can capture and its corresponding FIFO depth. In this implementation, each FIFO entry is a 32-bit word, with the lower 10 bits containing the conversion result.

Sequencer	Number of Samples	Depth of FIFO
SS3	1	1
SS2	4	4
SS1	4	4
SS0	8	8

For a given sample sequence, each sample is defined by two 4-bit nibbles in the **ADC Sample Sequence Input Multiplexer Select (ADCSSMUXn)** and **ADC Sample Sequence Control** (**ADCSSCTLn**) registers, where "n" corresponds to the sequence number. The **ADCSSMUXn** nibbles select the input pin, while the **ADCSSCTLn** nibbles contain the sample control bits corresponding to parameters such as temperature sensor selection, interrupt enable, end of sequence, and differential input mode. Sample sequencers are enabled by setting the respective ASENn bit in the **ADC Active Sample Sequencer (ADCACTSS)** register, and should be configured before being enabled.

When configuring a sample sequence, multiple uses of the same input pin within the same sequence is allowed. In the **ADCSSCTLn** register, the IEn bits can be set for any combination of samples, allowing interrupts to be generated after every sample in the sequence if necessary. Also, the END bit can be set at any point within a sample sequence. For example, if Sequencer 0 is used, the END bit can be set in the nibble associated with the fifth sample, allowing Sequencer 0 to complete execution of the sample sequence after the fifth sample.

After a sample sequence completes execution, the result data can be retrieved from the **ADC Sample Sequence Result FIFO (ADCSSFIFOn)** registers. The FIFOs are simple circular buffers that read a single address to "pop" result data. For software debug purposes, the positions of the FIFO head and tail pointers are visible in the **ADC Sample Sequence FIFO Status (ADCSSFSTATn)** registers along with FULL and EMPTY status flags. Overflow and underflow conditions are monitored using the **ADCOSTAT** and **ADCUSTAT** registers.

### 10.3.2 Module Control

Outside of the sample sequencers, the remainder of the control logic is responsible for tasks such as:

- Interrupt generation
- Sequence prioritization

Trigger configuration

Most of the ADC control logic runs at the ADC clock rate of 14-18 MHz. The internal ADC divider is configured automatically by hardware when the system XTAL is selected. The automatic clock divider configuration targets 16.667 MHz operation for all Stellaris devices.

#### 10.3.2.1 Interrupts

The register configurations of the sample sequencers dictate which events generate raw interrupts, but do not have control over whether the interrupt is actually sent to the interrupt controller. The ADC module's interrupt signals are controlled by the state of the MASK bits in the ADC Interrupt Mask (ADCIM) register. Interrupt status can be viewed at two locations: the ADC Raw Interrupt Status (ADCRIS) register, which shows the raw status of the various interrupt signals, and the ADC Interrupt Status and Clear (ADCISC) register, which shows active interrupts that are enabled by the ADCIM register. Sequencer interrupts are cleared by writing a 1 to the corresponding IN bit in ADCISC.

#### 10.3.2.2 Prioritization

When sampling events (triggers) happen concurrently, they are prioritized for processing by the values in the **ADC Sample Sequencer Priority (ADCSSPRI)** register. Valid priority values are in the range of 0-3, with 0 being the highest priority and 3 being the lowest. Multiple active sample sequencer units with the same priority do not provide consistent results, so software must ensure that all active sample sequencer units have a unique priority value.

#### 10.3.2.3 Sampling Events

Sample triggering for each sample sequencer is defined in the **ADC Event Multiplexer Select** (**ADCEMUX**) register. The external peripheral triggering sources vary by Stellaris family member, but all devices share the "Controller" and "Always" triggers. Software can initiate sampling by setting the SSx bits in the **ADC Processor Sample Sequence Initiate** (**ADCPSSI**) register.

Care must be taken when using the "Always" trigger. If a sequence's priority is too high, it is possible to starve other lower priority sequences.

### 10.3.3 Hardware Sample Averaging Circuit

Higher precision results can be generated using the hardware averaging circuit, however, the improved results are at the cost of throughput. Up to 64 samples can be accumulated and averaged to form a single data entry in the sequencer FIFO. Throughput is decreased proportionally to the number of samples in the averaging calculation. For example, if the averaging circuit is configured to average 16 samples, the throughput is decreased by a factor of 16.

By default the averaging circuit is off and all data from the converter passes through to the sequencer FIFO. The averaging hardware is controlled by the **ADC Sample Averaging Control (ADCSAC)** register (see page 346). There is a single averaging circuit and all input channels receive the same amount of averaging whether they are single-ended or differential.

## 10.3.4 Analog-to-Digital Converter

The converter itself generates a 10-bit output value for selected analog input. Special analog pads are used to minimize the distortion on the input. An internal 3 V reference is used by the converter resulting in sample values ranging from 0x000 at 0 V input to 0x3FF at 3 V input when in single-ended input mode.

## 10.3.5 Differential Sampling

In addition to traditional single-ended sampling, the ADC module supports differential sampling of two analog input channels. To enable differential sampling, software must set the Dn bit in the **ADCSSCTL0n** register in a step's configuration nibble.

When a sequence step is configured for differential sampling, its corresponding value in the **ADCSSMUXn** register must be set to one of the four differential pairs, numbered 0-3. Differential pair 0 samples analog inputs 0 and 1; differential pair 1 samples analog inputs 2 and 3; and so on (see Table 10-3 on page 328). The ADC does not support other differential pairings such as analog input 0 with analog input 3. The number of differential pairs supported is dependent on the number of analog inputs (see Table 10-3 on page 328).

Differential Pair	Analog Inputs
0	0 and 1
1	2 and 3
2	4 and 5
3	6 and 7

#### Table 10-3. Differential Sampling Pairs

The voltage sampled in differential mode is the difference between the odd and even channels:

 $\Delta V$  (differential voltage) = V<sub>IN EVEN</sub> (even channels) – V<sub>IN ODD</sub> (odd channels), therefore:

- If  $\Delta V = 0$ , then the conversion result = 0x1FF
- If  $\Delta V > 0$ , then the conversion result > 0x1FF (range is 0x1FF–0x3FF)
- If  $\Delta V < 0$ , then the conversion result < 0x1FF (range is 0–0x1FF)

The differential pairs assign polarities to the analog inputs: the even-numbered input is always positive, and the odd-numbered input is always negative. In order for a valid conversion result to appear, the negative input must be in the range of  $\pm$  1.5 V of the positive input. If an analog input is greater than 3 V or less than 0 V (the valid range for analog inputs), the input voltage is clipped, meaning it appears as either 3 V or 0 V, respectively, to the ADC.

Figure 10-2 on page 329 shows an example of the negative input centered at 1.5 V. In this configuration, the differential range spans from -1.5 V to 1.5 V. Figure 10-3 on page 329 shows an example where the negative input is centered at -0.75 V, meaning inputs on the positive input saturate past a differential voltage of -0.75 V since the input voltage is less than 0 V. Figure 10-4 on page 330 shows an example of the negative input centered at 2.25 V, where inputs on the positive channel saturate past a differential voltage of 0.75 V since the input voltage would be greater than 3 V.








Figure 10-3. Differential Sampling Range,  $V_{IN_{ODD}}$  = 0.75 V







#### 10.3.6 Test Modes

There is a user-available test mode that allows for loopback operation within the digital portion of the ADC module. This can be useful for debugging software without having to provide actual analog stimulus. This mode is available through the **ADC Test Mode Loopback (ADCTMLB)** register (see page 359).

#### 10.3.7 Internal Temperature Sensor

The temperature sensor does not have a separate enable, since it also contains the bandgap reference and must always be enabled. The reference is supplied to other analog modules; not just the ADC.


The internal temperature sensor provides an analog temperature reading as well as a reference voltage. The voltage at the output terminal SENSO is given by the following equation:

SENSO = 2.7 - ((T + 55) / 75)

This relation is shown in Figure 10-5 on page 331.







## 10.4 Initialization and Configuration

In order for the ADC module to be used, the PLL must be enabled and using a supported crystal frequency (see the **RCC** register). Using unsupported frequencies can cause faulty operation in the ADC module.

## **10.4.1** Module Initialization

Initialization of the ADC module is a simple process with very few steps. The main steps include enabling the clock to the ADC and reconfiguring the sample sequencer priorities (if needed).

The initialization sequence for the ADC is as follows:

- 1. Enable the ADC clock by writing a value of 0x0001.0000 to the RCGC0 register (see page 187).
- 2. If required by the application, reconfigure the sample sequencer priorities in the ADCSSPRI register. The default configuration has Sample Sequencer 0 with the highest priority, and Sample Sequencer 3 as the lowest priority.

## 10.4.2 Sample Sequencer Configuration

Configuration of the sample sequencers is slightly more complex than the module initialization since each sample sequence is completely programmable.

The configuration for each sample sequencer should be as follows:

- 1. Ensure that the sample sequencer is disabled by writing a 0 to the corresponding ASENn bit in the **ADCACTSS** register. Programming of the sample sequencers is allowed without having them enabled. Disabling the sequencer during programming prevents erroneous execution if a trigger event were to occur during the configuration process.
- 2. Configure the trigger event for the sample sequencer in the ADCEMUX register.
- **3.** For each sample in the sample sequence, configure the corresponding input source in the **ADCSSMUXn** register.

- 4. For each sample in the sample sequence, configure the sample control bits in the corresponding nibble in the **ADCSSCTLn** register. When programming the last nibble, ensure that the END bit is set. Failure to set the END bit causes unpredictable behavior.
- 5. If interrupts are to be used, write a 1 to the corresponding MASK bit in the ADCIM register.
- 6. Enable the sample sequencer logic by writing a 1 to the corresponding ASENn bit in the ADCACTSS register.

## 10.5 Register Map

Table 10-4 on page 332 lists the ADC registers. The offset listed is a hexadecimal increment to the register's address, relative to the ADC base address of 0x4003.8000.

Note that the ADC module clock must be enabled before the registers can be programmed (see page 187). There must be a delay of 3 system clocks after the ADC module clock is enabled before any ADC module registers are accessed.

Offset	Name	Туре	Reset	Description	See page
0x000	ADCACTSS	R/W	0x0000.0000	ADC Active Sample Sequencer	334
0x004	ADCRIS	RO	0x0000.0000	ADC Raw Interrupt Status	335
0x008	ADCIM	R/W	0x0000.0000	ADC Interrupt Mask	336
0x00C	ADCISC	R/W1C	0x0000.0000	ADC Interrupt Status and Clear	337
0x010	ADCOSTAT	R/W1C	0x0000.0000	ADC Overflow Status	338
0x014	ADCEMUX	R/W	0x0000.0000	ADC Event Multiplexer Select	339
0x018	ADCUSTAT	R/W1C	0x0000.0000	ADC Underflow Status	342
0x020	ADCSSPRI	R/W	0x0000.3210	ADC Sample Sequencer Priority	343
0x028	ADCPSSI	WO	-	ADC Processor Sample Sequence Initiate	345
0x030	ADCSAC	R/W	0x0000.0000	ADC Sample Averaging Control	346
0x040	ADCSSMUX0	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 0	347
0x044	ADCSSCTL0	R/W	0x0000.0000	ADC Sample Sequence Control 0	349
0x048	ADCSSFIF00	RO	-	ADC Sample Sequence Result FIFO 0	352
0x04C	ADCSSFSTAT0	RO	0x0000.0100	ADC Sample Sequence FIFO 0 Status	353
0x060	ADCSSMUX1	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 1	354
0x064	ADCSSCTL1	R/W	0x0000.0000	ADC Sample Sequence Control 1	355
0x068	ADCSSFIF01	RO	-	ADC Sample Sequence Result FIFO 1	352
0x06C	ADCSSFSTAT1	RO	0x0000.0100	ADC Sample Sequence FIFO 1 Status	353
0x080	ADCSSMUX2	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 2	354
0x084	ADCSSCTL2	R/W	0x0000.0000	ADC Sample Sequence Control 2	355
0x088	ADCSSFIF02	RO	-	ADC Sample Sequence Result FIFO 2	352

Table 10-4. ADC Register Map

Offset	Name	Туре	Reset	Description	See page
0x08C	ADCSSFSTAT2	RO	0x0000.0100	ADC Sample Sequence FIFO 2 Status	353
0x0A0	ADCSSMUX3	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 3	357
0x0A4	ADCSSCTL3	R/W	0x0000.0002	ADC Sample Sequence Control 3	358
0x0A8	ADCSSFIFO3	RO	-	ADC Sample Sequence Result FIFO 3	352
0x0AC	ADCSSFSTAT3	RO	0x0000.0100	ADC Sample Sequence FIFO 3 Status	353
0x100	ADCTMLB	R/W	0x0000.0000	ADC Test Mode Loopback	359

## **10.6 Register Descriptions**

The remainder of this section lists and describes the ADC registers, in numerical order by address offset.

## Register 1: ADC Active Sample Sequencer (ADCACTSS), offset 0x000

This register controls the activation of the sample sequencers. Each sample sequencer can be enabled or disabled independently.

ADC Active Sample Sequencer (ADCACTSS)

Base 0x4003.8000 Offset 0x000 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					rese	rved				1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1		rese	rved	1	l				ASEN3	ASEN2	ASEN1	ASEN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	ASEN3	R/W	0	ADC SS3 Enable
				Specifies whether Sample Sequencer 3 is enabled. If set, the sample sequence logic for Sequencer 3 is active. Otherwise, the sequencer is inactive.
2	ASEN2	R/W	0	ADC SS2 Enable
				Specifies whether Sample Sequencer 2 is enabled. If set, the sample sequence logic for Sequencer 2 is active. Otherwise, the sequencer is inactive.
1	ASEN1	R/W	0	ADC SS1 Enable
				Specifies whether Sample Sequencer 1 is enabled. If set, the sample sequence logic for Sequencer 1 is active. Otherwise, the sequencer is inactive.
0	ASEN0	R/W	0	ADC SS0 Enable
				Specifies whether Sample Sequencer 0 is enabled. If set, the sample sequence logic for Sequencer 0 is active. Otherwise, the sequencer is

sequence logic for Sequencer 0 is active. Otherwise, the sequencer is inactive.

## Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004

This register shows the status of the raw interrupt signal of each sample sequencer. These bits may be polled by software to look for interrupt conditions without having to generate controller interrupts.

#### ADC Raw Interrupt Status (ADCRIS)

Base 0x4003.8000 Offset 0x004 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1	1			ſ	rese	rved					[	ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	reserved							INR3	INR2	INR1	INR0	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	INR3	RO	0	SS3 Raw Interrupt Status
				This bit is set by hardware when a sample with its respective <b>ADCSSCTL3</b> IE bit has completed conversion. This bit is cleared by setting the IN3 bit in the <b>ADCISC</b> register.
2	INR2	RO	0	SS2 Raw Interrupt Status
				This bit is set by hardware when a sample with its respective <b>ADCSSCTL2</b> IE bit has completed conversion. This bit is cleared by setting the IN2 bit in the <b>ADCISC</b> register.
1	INR1	RO	0	SS1 Raw Interrupt Status
				This bit is set by hardware when a sample with its respective <b>ADCSSCTL1</b> IE bit has completed conversion. This bit is cleared by setting the IN1 bit in the <b>ADCISC</b> register.
0	INR0	RO	0	SS0 Raw Interrupt Status
				This bit is set by hardware when a sample with its respective <b>ADCSSCTL0</b> IE bit has completed conversion. This bit is cleared by setting the IN30 bit in the <b>ADCISC</b> register.

## Register 3: ADC Interrupt Mask (ADCIM), offset 0x008

This register controls whether the sample sequencer raw interrupt signals are promoted to controller interrupts. Each raw interrupt signal can be masked independently.

Base	C Interru 0x4003.8 et 0x008	•	sk (ADC	IM)													
Туре	R/W, rese			00	07	00	05	0.4	00	00	01	00	10	40	47	40	
	31	30	29	28	27	26	25	24	23 I I rved	22	21	20	19 1	18	17	16	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			•	•		res	erved		· ·		•		MASK3	MASK2	MASK1	MASK0	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription								
	31:4		reser	ved	R	0	0x000	Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved b preserved across a read-modify-write operation.									
	3 MASK3			R/	W	0	SS3 Interrupt Mask When set, this bit allows the raw interrupt signal from Sample Seq 3 ( <b>ADCRIS</b> register INR3 bit) to be promoted to a controller inter When clear, the status of Sample Sequencer 3 does not affect th interrupt status.						terrupt.				
	2		MAS	K2	R/W 0			SS2 Interrupt Mask When set, this bit allows the raw interrupt signal from Sample Sequencer									
								2 ( <b>A</b> Whe	DCRIS r DCRIS r en clear, r	egister : the statu	INR2 bit	to be p	romoted	to a con	troller in	terrupt.	
	1		MAS	K1	R/	W	0		Interrup								
								When set, this bit allows the raw interrupt signal from Sample Sequencer 1 (ADCRIS register INR1 bit) to be promoted to a controller interrupt.								•	
								Whe	en clear, rrupt stat	the statu							
	0		MAS	K0	R/	W	0	SSC	Interrup	t Mask							
								When set, this bit allows the raw interrupt signal from Sample 0 (ADCRIS register INR0 bit) to be promoted to a controller									
								When clear, the status of Sample Sequencer 0 does not affect the SS0 interrupt status.									

## **Register 4: ADC Interrupt Status and Clear (ADCISC), offset 0x00C**

This register provides the mechanism for clearing sample sequence interrupt conditions and shows the status of controller interrupts generated by the sample sequencers. When read, each bit field is the logical AND of the respective INR and MASK bits. Sample sequence nterrupts are cleared by setting the corresponding bit position. If software is polling the **ADCRIS** instead of generating interrupts, the sample sequence INR bits are still cleared via the **ADCISC** register, even if the IN bit is not set.

#### ADC Interrupt Status and Clear (ADCISC)

Base 0x4003.8000

Offset 0x00C Type R/W1C, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					L			rese	erved				<u> </u>			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset					0				0						0	
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					L		erved		1				IN3	IN2	IN1	INO
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:4		reserv	/ed	R	0	0x000	Soft	ware sho	ould not	relv on tl	he value	e of a res	erved bit	t To prov	vide
	01.1		10001	, ou		0	UNUUU						value of		•	
								pres	served a	cross a r	ead-mod	dify-write	e operatio	on.		
	3		IN3	3	R/M	/1C	0	SS3	Interrup	t Status	and Cle	ar				
								This	s bit is se	t when b	oth the	INR3 <b>bi</b>	t in the A	DCRIS r	egister a	ind the
											IM regist	er are se	et, providi	ng a leve	el-based	interrupt
									ne contro							
								bit.	s dit is cle	eared by	writing a	a 1. Clea	aring this	bit also	clears th	e INR3
	2		IN2	2	R/W	/1C	0		2 Interrup							
													t in the <b>A</b> et, providi		0	
									ne contro		in regist		si, proviu	ng a leve	-baseu	interrupt
								This	s bit is cle	eared by	writing a	a 1. Clea	aring this	bit also	clears th	e INR2
								bit.								
	1		IN1	I	R/M	/1C	0	SS1	Interrup	t Status	and Cle	ar				
													t in the A		-	
									R1 bit in the contro		IM regist	er are se	et, providi	ng a leve	el-based	interrupt
											writing a	a 1. Clea	aring this	bit also	clears th	e INR1
								bit.		,	0		0			
	0		INC	)	R/W	/1C	0	SSC	) Interrup	t Status	and Cle	ar				
													t in the A			
									iko bit in 1 ne contro		iwi regist	er are se	et, providi	ng a leve	el-based	Interrupt
											writing a	a 1. Clea	aring this	bit also	clears th	e INRO
								bit.					0 - 10			-

## Register 5: ADC Overflow Status (ADCOSTAT), offset 0x010

This register indicates overflow conditions in the sample sequencer FIFOs. Once the overflow condition has been handled by software, the condition can be cleared by writing a 1 to the corresponding bit position.

#### ADC Overflow Status (ADCOSTAT)

Base 0x4003.8000 Offset 0x010 Type R/W1C, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I								erved				1 1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	ľ				r	re	eserved		1 1	ĺ			OV3	OV2	OV1	OV0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
В	it/Field		Nam	ie	Тур	be	Reset	Des	cription							
	31:4		reserv	ved	R	C	0x0000.000	com	tware sho npatibility served ac	with futu	ire produ	ucts, the	value of	a reserv		
	3		OV	3	R/W	'1C	0	SS3	B FIFO O	verflow						
								hit a requ drop	en set, th an overflo uested. W oped. s bit is cle	w condit /hen an	tion whe overflow	re the F is dete	IFO is ful	I and a v	vrite was	i
	2		OV	2	R/W	'1C	0		2 FIFO O <sup>v</sup> en set, th		ecifies th	at the F	IFO for S	Sample S	Sequence	er 2 has
								hit a requ drop	an overflo uested. W oped. s bit is cle	w condit /hen an	tion whe overflow	re the F is dete	IFO is ful	l and a v	vrite was	;
											winning a	a I.				
	1		OV	1	R/W	'1C	0		l FIFO O <sup>,</sup> en set, th		ocifice th	at the F	IEO for S	amnla S	Sequence	ar 1 hae
								hit a requ	an overflo uested. W oped.	w condi	tion whe	re the F	IFO is ful	ll and a v	vrite was	;
								This	s bit is cle	ared by	writing a	a 1.				
	0		OV	0	R/W	'1C	0	SSC	) FIFO O	verflow						
								hit a requ drop	en set, th an overflo uested. W oped.	w condii /hen an	tion whe overflow	re the F is dete	IFO is ful	ll and a v	vrite was	;
								11113	s bit is cle	areu by	winning a	a (.				

## Register 6: ADC Event Multiplexer Select (ADCEMUX), offset 0x014

The **ADCEMUX** selects the event (trigger) that initiates sampling for each sample sequencer. Each sample sequencer can be configured with a unique trigger source.

#### ADC Event Multiplexer Select (ADCEMUX)

Base 0x4003.8000 Offset 0x014 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I	1		1		rese	rved	1	1	1		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ	EI	<b>I</b> VI3	1		I E	M2			E	<b>1</b> M1	1		I El	<b>1</b> M0	1
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
B	Bit/Field		Nam	ne	Ту	ре	Reset	Des	criptior	ו						
	31:16		reser	ved	R	0	0x0	com	patibili	hould not ty with fut across a i	ure prod	ucts, the	value of	a reserv		
	15:12		EM	3	R	W	0x0	SS3	Trigge	er Select						
								This	field s	elects the	trigger s	source fo	r Sampl	e Seque	ncer 3.	
								The	valid c	configurati	ons for t	his field a	are:			
								Valu	ue E	Event						
								0x0	C	Controller	(default)					
								0x1	F	Reserved						
								0x2	F	Reserved						
								0x3	F	Reserved						
								0x4	E	External (0	GPIO PB	4)				
								0x5	L L	Fimer						
										n addition he <b>GPTM</b>					the TnO	re bit i
								0x6	r	eserved						
								0x7	r	eserved						
								0x8	r	reserved						
								0x9	-0xE r	reserved						
								0xF	F A	Always (co	ontinuou	sly samp	le)			

Bit/Field	Name	Туре	Reset	Descriptio	on
11:8	EM2	R/W	0x0	This field	ger Select selects the trigger source for Sample Sequencer 2. configurations for this field are:
				Value	Event
				0x0	Controller (default)
				0x1	Reserved
				0x2	Reserved
				0x3	Reserved
				0x4	External (GPIO PB4)
				0x5	Timer
					In addition, the trigger must be enabled with the <b>TROTE</b> bit in the <b>GPTMCTL</b> register (see page 281).
				0x6	reserved
				0x7	reserved
				0x8	reserved
				0x9-0xE	reserved
				0xF	Always (continuously sample)
7:4	EM1	R/W	0x0	This field	ger Select selects the trigger source for Sample Sequencer 1.
				The valid	configurations for this field are:
				Value	Event
				0x0	Controller (default)
				0x1	Reserved
				0x2	Reserved
				0x3	Reserved
				0x4	External (GPIO PB4)
				0x5	Timer
					In addition, the trigger must be enabled with the ${\tt TnOTE}$ bit in the ${\tt GPTMCTL}$ register (see page 281).
				0x6	reserved
				0x7	reserved
				0x8	reserved
				0x9-0xE	reserved
				0xF	Always (continuously sample)

Bit/Field	Name	Туре	Reset	Descript	ion
3:0	EMO	R/W	0x0	This field	iger Select d selects the trigger source for Sample Sequencer 0. d configurations for this field are:
				Value	Event
				0x0	Controller (default)
				0x1	Reserved
				0x2	Reserved
				0x3	Reserved
				0x4	External (GPIO PB4)
				0x5	Timer
					In addition, the trigger must be enabled with the $TnOTE$ bit in the <b>GPTMCTL</b> register (see page 281).
				0x6	reserved
				0x7	reserved
				0x8	reserved
				0x9-0xE	reserved
				0xF	Always (continuously sample)

## Register 7: ADC Underflow Status (ADCUSTAT), offset 0x018

This register indicates underflow conditions in the sample sequencer FIFOs. The corresponding underflow condition is cleared by writing a 1 to the relevant bit position.

#### ADC Underflow Status (ADCUSTAT)

Base 0x4003.8000 Offset 0x018 Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I	[			ſ	rese	rved			ſ	I		ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I			rese	rved						UV3	UV2	UV1	UV0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	UV3	R/W1C	0	SS3 FIFO Underflow
				When set, this bit specifies that the FIFO for Sample Sequencer 3 has hit an underflow condition where the FIFO is empty and a read was requested. The problematic read does not move the FIFO pointers, and 0s are returned.
				This bit is cleared by writing a 1.
2	UV2	R/W1C	0	SS2 FIFO Underflow
				When set, this bit specifies that the FIFO for Sample Sequencer 2 has hit an underflow condition where the FIFO is empty and a read was requested. The problematic read does not move the FIFO pointers, and 0s are returned.
				This bit is cleared by writing a 1.
1	UV1	R/W1C	0	SS1 FIFO Underflow
				When set, this bit specifies that the FIFO for Sample Sequencer 1 has hit an underflow condition where the FIFO is empty and a read was requested. The problematic read does not move the FIFO pointers, and 0s are returned.
				This bit is cleared by writing a 1.
0	UV0	R/W1C	0	SS0 FIFO Underflow
				When set, this bit specifies that the FIFO for Sample Sequencer 0 has hit an underflow condition where the FIFO is empty and a read was requested. The problematic read does not move the FIFO pointers, and 0s are returned.
				This bit is cleared by writing a 1.

## **Register 8: ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020**

This register sets the priority for each of the sample sequencers. Out of reset, Sequencer 0 has the highest priority, and Sequencer 3 has the lowest priority. When reconfiguring sequence priorities, each sequence must have a unique priority for the ADC to operate properly.

#### ADC Sample Sequencer Priority (ADCSSPRI)

Base 0x4003.8000 Offset 0x020 Type R/W, reset 0x0000.3210

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ı	I	1			1 I	rese	erved	1	1	r	1	1	1	
RO	RO 0	RO	RO 0	RO	RO 0	RO	RO	RO 0	RO	RO 0	RO	RO 0	RO	RO 0	RO 0
															0
	r	l	1	[ [ ]				1	1	1	1	1	1	<b></b>	50
RO 0	RO 0	R/W 1	R/W 1	RO 0	RO 0	R/W	R/W 0	RO 0	RO 0	R/W 0	R/W 1	RO 0	RO 0	R/W 0	R/W 0
it/Field		Nan	ne	Тур	be	Reset	Des	cription							
31:14		reser	ved	R	C	0x0000.0				,					
										•	-			ied bit sr	iould be
13:12		SS	3	R/	N	0x3	SS3	8 Priority							
													•	•	
							and	3 is low	est. The	priorities	assigne	ed to the	sequend	cers mus	t be
									• •	ne ADC i	nay not	operate	properly	if two or	more
11:10		reser	ved	R	C	0x0	Soft	ware sh	ould not	relv on t	he value	of a res	erved bit	. To prov	vide
							com	patibility	with fut	ure prod	ucts, the	value of	a reserv	•	
0.0			0			00	•				any write	operatio			
9:8		55	2	R/	/V	UXZ				binary-e	ncoded	value tha	at specifi	es the pr	iority
								•	•				•		•
							unic	uely ma	pped. Th	•	0				
				_	_									_	
7:6		reser	ved	R	C	0x0								•	
							pres	served a	cross a r	ead-moo	dify-write	operatio	on.		
5:4		SS	1	R/	Ν	0x1		,							
													,		
3:2		reser	ved	R	C	0x0								•	
	RO 0 15 rese RO 0 31:14 13:12 11:10 9:8 7:6 5:4	RO       RO       0         15       14         reserved         RO       0         0       0         it/Field         31:14         13:12         111:10         9:8         7:6         5:4	RO         RO         RO         O           15         14         13           reserved         S           RO         RO         RW           0         0         1           it/Field         Nan           31:14         reser           13:12         SS           9:8         SS           7:6         reser           5:4         SS	RO         RO         RO         RO         RO         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O <td>RO         RO         RO&lt;</td> <td>RO         RO         RO&lt;</td> <td>RO         RO         RO&lt;</td> <td>RO         RO         RO&lt;</td> <td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td>	RO         RO<	RO         RO<	RO         RO<	RO         RO<	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO       RO       <th< td=""></th<></td></th<>	RO       RO <th< td=""></th<>

Bit/Field	Name	Туре	Reset	Description
1:0	SS0	R/W	0x0	SS0 Priority This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 0. A priority encoding of 0 is highest and 3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.

## Register 9: ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028

This register provides a mechanism for application software to initiate sampling in the sample sequencers. Sample sequences can be initiated individually or in any combination. When multiple sequences are triggered simultaneously, the priority encodings in **ADCSSPRI** dictate execution order.

ADC Processor Sample Sequence Initiate (ADCPSSI)

Offset 0x028 Type WO, reset -

	,	-														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		1	1	1	1	1 1	rese	erved			1	1	T	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
ſ	15	14	13	12	11 I	10	9	8	7	6	5	4	3	2	1	0
_ l					L		erved		L				SS3	SS2	SS1	SS0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	WO -	WO -	WO -	WO -
B	Bit/Field		Nam	ne	Ту	/pe	Reset	Des	cription							
	31:4		reser	ved	R	0	0	Sof	ware sho	ould not	relv on t	he value	of a res	erved hi	t To prov	vide
	01.4		reser	veu			Ū	com	npatibility	with futu	ure prod	ucts, the	value of	a reserv		
								pres	served ad	cross a r	ead-mod	dify-write	e operatio	on.		
	3		SS	3	N	10	-	SS3	3 Initiate							
									en set, th						ncer 3 if	the
									uencer is							
									y a write aningful c		are is va	alid; a re	ad of this	s register	r returns	no
									-							
	2		SS	2	N	10	-		2 Initiate							
									en set, th uencer is						ncer 2 if	the
									y a write				-		r returns	no
								mea	aningful c	lata.						
	1		SS	1	N	10	-	SS1	I Initiate							
								Whe	en set, th	is bit trig	gers sa	mpling a	n Sampl	e Seque	ncer 1 if	the
									uencer is				•			
									y a write aningful c		are is va	alid; a re	ad of this	s registe	r returns	no
									Ū							
	0		SS	0	N	10	-		) Initiate				_			
									en set, th uencer is						ncer 0 if	the
									y a write				-		r returns	no
									aningful c			.,				-

Base 0x4003.8000

ADC Sample Averaging Control (ADCSAC)

## Register 10: ADC Sample Averaging Control (ADCSAC), offset 0x030

This register controls the amount of hardware averaging applied to conversion results. The final conversion result stored in the FIFO is averaged from  $2^{AVG}$  consecutive ADC samples at the specified ADC speed. If AVG is 0, the sample is passed directly through without any averaging. If AVG=6, then 64 consecutive ADC samples are averaged to generate one result in the sequencer FIFO. An AVG = 7 provides unpredictable results.

р <b>с</b> .	0x030 R/W, rese	et 0x0000	0.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•	•	•	•	. '			rese	rved		•	•			•	•
e et	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	1 I		reserved				1	1	1		AVG	1
e et	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31:3		reserv	ved	R	c c	0x0000.000							erved bit		
											ead-mod			f a reserv on.	ed bit si	nould
	2:0		AVG	G	R/	N	0x0	pres		cross a r	ead-mod				ied dit sr	nould I
	2:0		AVO	3	R/	N	0x0	pres Haro Spe sam	dware Av cifies the ples. Th	cross a r veraging amount e AVG fie	Control	dify-write ware ave be any va	e operatio eraging th alue betw		e appliec	I to AE
	2:0		AVG	3	R/	N	0x0	pres Harc Spe sam valu	dware Av cifies the ples. Th e of 7 cr	cross a r veraging amount e avg fie eates ur	Control t of hardveld can b	dify-write ware ave be any va	e operatio eraging th alue betw	on. nat will be	e appliec	I to AE
	2:0		AVG	3	R/	N	0x0	pres Harc Spe sam valu	dware Av cifies the ples. Th e of 7 cr ue Desc	cross a r veraging amount e AVG fie eates ur cription	Control t of hardveld can b	dify-write ware ave be any va ible resu	e operatio eraging th alue betw	on. nat will be	e appliec	I to AE
	2:0		AVG	3	R/	N	0x0	pres Harc Spe sam valu Valu	dware Av cifies the ples. Th e of 7 cr ue Desc No h	cross a r veraging amount e AVG fie eates ur cription ardware	Control Control t of hardv eld can b predicta	dify-write ware ave be any va ble resu npling	e operatio eraging th alue betw	on. nat will be	e appliec	I to AD
	2:0		AV	3	R/	W	0x0	pres Haro Spe sam valu Valu Valu	dware Av cifies the ples. Th e of 7 cr ue Desc No h 2x ha	cross a r veraging a amount e AVG fie eates ur ription ardware	Control Control t of hardv eld can b predicta oversan	dify-write ware ave be any va ble resu npling npling	e operatio eraging th alue betw	on. nat will be	e appliec	I to AD
	2:0		AVO	3	R/	W	0x0	pres Harc Spe- sam valu Valu 0x0	dware Av cifies the ples. Th e of 7 cr ue Desc No h 2x ha 4x ha	cross a r veraging a amount e AVG fie eates ur ription ardware ardware	control Control t of hardveld can b predicta oversam	dify-write ware ave be any va ble resu npling npling npling	e operatio eraging th alue betw	on. nat will be	e appliec	I to AE
	2:0		AVG	3	R/	N	0x0	pres Haro Spe sam valu Valu 0x0 0x1 0x2	dware Av cifies the ples. Th e of 7 cr ue Desc No h 2x ha 4x ha 8x ha	cross a r veraging a amound e AVG fie eates ur rription ardware ardware ardware	cead-mod Control t of hardveld can b apredicta oversam oversam	dify-write ware ave be any va ble resu npling npling npling npling	e operatio eraging th alue betw	on. nat will be	e appliec	I to AD
	2:0		AVO	3	R/	N	0x0	pres Hard Spe sam valu Valu 0x0 0x1 0x2 0x3	dware Av cifies the ples. Th e of 7 cr ue Desc No h 2x ha 4x ha 8x ha 16x h	cross a r veraging e amount e AVG fie eates ur rription ardware ardware ardware ardware ardware	cead-mod Control t of hardv eld can b predicta oversan oversam oversam	dify-write ware ave be any va ble resu npling npling npling mpling mpling	e operatio eraging th alue betw	on. nat will be	e appliec	I to AE
	2:0		AVO	3	R/	N	0x0	pres Hard Spe- sam valu Valu 0x0 0x1 0x2 0x3 0x4	dware Av cifies the ples. Th e of 7 cr ue Desc No h 2x ha 4x ha 8x ha 16x h 32x h	cross a r veraging a amount e AVG fie eates ur ription ardware ardware ardware hardware hardware	control tof hardweld can b predicta oversam oversam oversam oversam	dify-write ware ave be any va ble resu npling npling npling mpling mpling	e operatio eraging th alue betw	on. nat will be	e appliec	I to AD

# Register 11: ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 0. This register is 32 bits wide and contains information for eight possible samples.

Offse	e 0x4003.8 et 0x040 e R/W, rese		0.0000													
,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved		MUX7		reserved		MUX6		reserved		MUX5	r	reserved		MUX4	
Туре	RO	R/W	R/W	R/W	RO	R/W	R/W	R/W	RO	R/W	R/W	R/W	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved		MUX3		reserved		MUX2		reserved		MUX1		reserved		MUX0	
Type Reset	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	scription							
	31		reserv	ved	R	0	0	con	npatibility	with fut	ure produ	ucts, the	e of a rese value of e operatio	a reserv	•	
	30:28		MUX	(7	R/	W	0x0	8th	Sample	nput Se	lect					
								with san	n the sam npled for t correspo	ple seq he analo	uencer. If og-to-digit	t specifie tal conve	th sample es which o ersion. The a value of	of the ai e value s	nalog inp set here i	uts is ndicates
	27		reserv	ved	R	0	0	con	npatibility	with fut	ure produ	ucts, the	e of a rese value of e operatio	a reserv	•	
	26:24		MUX	(6	R/	W	0x0	7th	Sample I	nput Se	lect					
								exe	cuted wit	h the sa	imple sed	quencer	venth sam . It specifi igital conv	ies whic	•	
	23		reserv	ved	R	0	0	con	npatibility	with fut	ure produ	ucts, the	e of a rese value of e operatio	a reserv	•	
	22:20		MUX	(5	R/	W	0x0	6th	Sample	nput Se	lect					
								The with	MUX5 fie	id is use ple seq	ed during uencer. If	t specifie	h sample es which o version.			
	19		reserv	ved	R	0	0	con	npatibility	with fut	ure produ	ucts, the	e of a rese value of e operatio	a reserv		

ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0)

Base 0x4003.8000

Bit/Field	Name	Туре	Reset	Description
18:16	MUX4	R/W	0x0	5th Sample Input Select The MUX4 field is used during the fifth sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14:12	MUX3	R/W	0x0	4th Sample Input Select The MUX3 field is used during the fourth sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10:8	MUX2	R/W	0x0	3rd Sample Input Select The MUX72 field is used during the third sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:4	MUX1	R/W	0x0	2nd Sample Input Select The MUX1 field is used during the second sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	MUX0	R/W	0x0	1st Sample Input Select The MUX0 field is used during the first sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.

## Register 12: ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044

This register contains the configuration information for each sample for a sequence executed with a sample sequencer. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between. This register is 32-bits wide and contains information for eight possible samples.

Туре	R/W, rese	et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TS7	IE7	END7	D7	TS6	IE6	END6	D6	TS5	IE5	END5	D5	TS4	IE4	END4	D4
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
B	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31		TS	7	R/	W	0	8th	Sample <sup>-</sup>	Temp Se	ensor Sel	lect				
								This and Whe	bit is us specifies en set, th	ed durin s the inp ie tempe	g the eig ut source rature se	phth sam e of the s ensor is i	ample. read.		e sequer Cregister	
	30		IE7	,	R/	W	0	8th	Sample I	Interrupt	Enable					
								spec end is se Whe Whe	cifies whe of the sa et, the int en this bi en this bi	ether the ample's o terrupt is t is set, f t is clear	e raw inteconversion promotection the raw in the raw in the raw	errupt sig on. If the ed to a co nterrupt i v interrup	nal (INF MASK0 ontroller is assert it is not a	ed. asserted		d at the register
								It is i	legal to h	ave mult	iple sam	ples with	in a sequ	ence ge	nerate inf	errupts.
	29		END	)7	R/	W	0	8th	Sample i	s End of	f Sequen	ice				
								poss after ever the whic	sible to e r the sam n though END bit s	nd the son the conf the field comewhe as a sing	equence aining a s may be ere withir	on any s set END non-zer the seq	ample p are not o. It is re uence. (	osition. S requeste quired th Sample	e sequer Samples ed for cor at softwa Sequend rdwired t	defined oversion are write cer 3,
								Sett	ing this t	oit indica	tes that	this sam	ple is the	e last in t	he sequ	ence.
	28		D7		R/	W	0	8th	Sample I	Diff Inpu	t Select					
								The "i", v doe	correspo vhere the	onding <b>A</b> e paired /e a diffe	DCSSM inputs an erential o	<b>UXx</b> nibb re "2i and	ole must d 2i+1".	be set to The tem	entially sa the pair perature og inputs	number sensor
	27		TS	6	R/	W	0		Sample <sup>-</sup> ne definit				ng the se	eventh sa	ample.	

ADC Sample Sequence Control 0 (ADCSSCTL0)

#### Base 0x4003.8000

Offset 0x044

Analog-to-Digital Converter (ADC)

Bit/Field	Name	Туре	Reset	Description
26	IE6	R/W	0	7th Sample Interrupt Enable Same definition as $IE7$ but used during the seventh sample.
25	END6	R/W	0	7th Sample is End of Sequence Same definition as END7 but used during the seventh sample.
24	D6	R/W	0	7th Sample Diff Input Select Same definition as $D7$ but used during the seventh sample.
23	TS5	R/W	0	6th Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the sixth sample.
22	IE5	R/W	0	6th Sample Interrupt Enable Same definition as IE7 but used during the sixth sample.
21	END5	R/W	0	6th Sample is End of Sequence Same definition as END7 but used during the sixth sample.
20	D5	R/W	0	6th Sample Diff Input Select Same definition as $D7$ but used during the sixth sample.
19	TS4	R/W	0	5th Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the fifth sample.
18	IE4	R/W	0	5th Sample Interrupt Enable Same definition as IE7 but used during the fifth sample.
17	END4	R/W	0	5th Sample is End of Sequence Same definition as END7 but used during the fifth sample.
16	D4	R/W	0	5th Sample Diff Input Select Same definition as $D7$ but used during the fifth sample.
15	TS3	R/W	0	4th Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the fourth sample.
14	IE3	R/W	0	4th Sample Interrupt Enable Same definition as $IE7$ but used during the fourth sample.
13	END3	R/W	0	4th Sample is End of Sequence Same definition as END7 but used during the fourth sample.
12	D3	R/W	0	4th Sample Diff Input Select Same definition as D7 but used during the fourth sample.
11	TS2	R/W	0	3rd Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the third sample.
10	IE2	R/W	0	3rd Sample Interrupt Enable Same definition as IE7 but used during the third sample.
9	END2	R/W	0	3rd Sample is End of Sequence Same definition as END7 but used during the third sample.

Bit/Field	Name	Туре	Reset	Description
8	D2	R/W	0	3rd Sample Diff Input Select Same definition as D7 but used during the third sample.
7	TS1	R/W	0	2nd Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the second sample.
6	IE1	R/W	0	2nd Sample Interrupt Enable Same definition as IE7 but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence Same definition as END7 but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select Same definition as $D7$ but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable Same definition as $IE7$ but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence Same definition as END7 but used during the first sample.
0	D0	R/W	0	1st Sample Diff Input Select Same definition as $D7$ but used during the first sample.

Register 13: ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 Register 14: ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 Register 15: ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 Register 16: ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8

Important: This register is read-sensitive. See the register description for details.

This register contains the conversion results for samples collected with the sample sequencer (the **ADCSSFIFO0** register is used for Sample Sequencer 0, **ADCSSFIFO1** for Sequencer 1, **ADCSSFIFO2** for Sequencer 2, and **ADCSSFIFO3** for Sequencer 3). Reads of this register return conversion result data in the order sample 0, sample 1, and so on, until the FIFO is empty. If the FIFO is not properly handled by software, overflow and underflow conditions are registered in the **ADCOSTAT** and **ADCUSTAT** registers.

#### ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0)

Base 0x4003.8000 Offset 0x048 Type RO, reset -31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре RO RO RO Reset 15 14 13 12 11 10 9 8 7 6 5 3 2 1 0 reserved DATA RO Type Reset Bit/Field Description Name Туре Reset 31:10 reserved RO Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 9:0 DATA RO **Conversion Result Data** 

Register 17: ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C

Register 18: ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C

Register 19: ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C

## Register 20: ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC

This register provides a window into the sample sequencer, providing full/empty status information as well as the positions of the head and tail pointers. The reset value of 0x100 indicates an empty FIFO. The **ADCSSFSTAT0** register provides status on FIFO0, **ADCSSFSTAT1** on FIFO1, **ADCSSFSTAT2** on FIFO2, and **ADCSSFSTAT3** on FIFO3.

#### ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0)

Base 0x4003.8000

Offset 0x04C Type RO, reset 0x0000.0100

1,900	110,100	01 0/100000.	0100													
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1 1		1		1	1	rese	rved	1	1	1		1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		FULL		reserved	I	EMPTY		HP	I YTR	-		TP	<b>I</b> TR	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription							
	31:13		reser	ved	R	0	0x0	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		
	12		FUL	_L	R	0	0	FIF	) Full							
								Whe	en set, th	nis bit ind	licates th	nat the Fl	IFO is cu	urrently f	ull.	
	11:9		reser	ved	R	0	0x0	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	8		EMP	ΤY	R	0	1	FIF	) Empty							
								Whe	en set, th	nis bit ind	licates th	nat the Fl	IFO is cu	urrently e	empty.	
	7:4		HPT	ſR	R	0	0x0	FIF	) Head	Pointer						
										ntains the		t "head" p	pointer ir	ndex for t	the FIFC	), that is,
	3:0		TPT	R	R	0	0x0	FIF	) Tail Po	ointer						
										ntains th ry to be r		t "tail" po	ointer ind	lex for th	e FIFO,	that is,

### Register 21: ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060

#### Register 22: ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 1 or 2. These registers are 16-bits wide and contain information for four possible samples. See the ADCSSMUX0 register on page 347 for detailed bit descriptions. The ADCSSMUX1 register affects Sample Sequencer 1 and the ADCSSMUX2 register affects Sample Sequencer 2.

	t 0x060 R/W, rese	et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ				· ·			rese	erved						•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved		MUX3		reserved		MUX2		reserved		MUX1	ſ	reserved		MUX0	
Type Reset	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0
B	Bit/Field		Nam	е	Ту	ре	Reset	Des	cription							
	31:15		reserv	ed	R	С	0x0000	com	npatibility	with fut	ure produ	ucts, the	of a rese value of operatio	a reserv	•	
	14:12		MUX	3	R/	W	0x0	4th	Sample I	nput Se	lect					
	11		reserv	red	R	С	0	com	npatibility	with fut	ure produ	ucts, the	of a rese value of operatio	a reserv		
	10:8		MUX	2	R/	W	0x0	3rd	Sample I	nput Se	lect					
	7		reserv	red	R	С	0	com	npatibility	with fut	ure produ	ucts, the	of a rese value of operatio	a reserv	•	
	6:4		MUX	1	R/	W	0x0	2nd	Sample	Input Se	elect					
	3		reserv	red	R	С	0	com	npatibility	with fut	ure produ	ucts, the	of a rese value of operatio	a reserv		
	2:0		MUX	0	R/	W	0x0	1st	Sample I	nput Se	lect					

ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1) Base 0x4003.8000 Offset 0x060

## Register 23: ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 Register 24: ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084

These registers contain the configuration information for each sample for a sequence executed with Sample Sequencer 1 or 2. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between. These registers are 16-bits wide and contain information for four possible samples. See the **ADCSSCTL0** register on page 349 for detailed bit descriptions. The **ADCSSCTL1** register configures Sample Sequencer 1 and the **ADCSSCTL2** register configures Sample Sequencer 2.

Offse	t 0x4003.0 t 0x064 R/W, res		0.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1 1	rese	erved	1	1		1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:16		reserv	/ed	R	0	0x0000	com	patibility	with fut		ucts, the	value of	a reser	t. To prov ved bit sh	
	15		TS	3	R/	W	0		•	•	ensor Sel 'S7 but u		ng the fo	ourth sar	nple.	
	14		IE3	3	R/	W	0		Sample ne definit	•	Enable E7 but u	sed duri	ng the fo	ourth sar	nple.	
	13		END	)3	R/	W	0		•		f Sequen		ring the f	fourth sa	ample.	
	12		D3		R/	W	0		Sample ne definit		t Select 7 but use	ed durin	g the fou	rth sam	ple.	
	11		TS2	2	R/	W	0			•	ensor Se 'S7 but u		ng the th	ird sam	ple.	
	10		IE2	2	R/	W	0		Sample ne definit	•	Enable E7 but u	sed duri	ng the th	ird sam	ple.	
	9		END	02	R/	W	0		•		f Sequer		ring the f	third sar	nple.	
	8		D2		R/	W	0		Sample ne definit		t Select 7 but use	ed durin	g the thir	d samp	le.	
	7		TS1	1	R/	W	0				ensor Se 'S7 but u		ng the se	econd sa	ample.	

ADC Sample Sequence Control 1 (ADCSSCTL1)

Base 0x4003.8000

Bit/Field	Name	Туре	Reset	Description
6	IE1	R/W	0	2nd Sample Interrupt Enable Same definition as IE7 but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence Same definition as END7 but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select Same definition as ${\tt D7}$ but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable Same definition as IE7 but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence Same definition as END7 but used during the first sample.
0	D0	R/W	0	1st Sample Diff Input Select Same definition as ${\td}7$ but used during the first sample.

# Register 25: ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0

This register defines the analog input configuration for a sample executed with Sample Sequencer 3. This register is 4-bits wide and contains information for one possible sample. See the **ADCSSMUX0** register on page 347 for detailed bit descriptions.

	t 0x0A0 R/W, res	et 0x000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		I	1	1	1 1		1 1	rese	erved		1				1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	, , , , , , , , , , , , , , , , , , ,	1	reserved		, , , , , , , , , , , , , , , , , , ,		1				MUX0	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
B	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:3		reser	ved	R	0	0x0000.000	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	
	2:0		MUX	<b>X</b> 0	R/	W	0	1st :	Sample I	nput Se	lect					

ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3) Base 0x4003.8000

## Register 26: ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4

This register contains the configuration information for a sample executed with Sample Sequencer 3. The END bit is always set since there is only one sample in this sequencer. This register is 4-bits wide and contains information for one possible sample. See the **ADCSSCTL0** register on page 349 for detailed bit descriptions.

ADC Sample Sequence Control 3 (ADCSSCTL3)

Base 0x4003.8000

Offset 0x0A4 Type R/W, reset 0x0000.0002

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	1	1	г т 1		1 1	rese	erved	1	1	1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1	1	· ·	res	erved		1 1	1	1	1	TS0	IE0	END0	D0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
E	Bit/Field		Nam	ne	Тур	e	Reset	Des	scription							
	31:4		reserv	ved	R	) (	0x0000.000	con	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	
	3		TS	0	RΛ	N	0		Sample <sup>-</sup> ne definit				ng the fir	rst samp	le.	
	2		IEC	)	R/\	N	0	1st	Sample I	Interrunt	Fnable					
	2			,	101	•	Ū		ne definit	•		sed duri	ng the fir	rst samp	le.	
	1		END	00	RΛ	N	1	Sar	Sample i ne definit ce this se	tion as E	ND7 but	used du	0		•	
	0		D0	)	RΛ	N	0		Sample I ne definit	•		ed durin	g the firs	t sample	).	

## Register 27: ADC Test Mode Loopback (ADCTMLB), offset 0x100

This register provides loopback operation within the digital logic of the ADC, which can be useful in debugging software without having to provide actual analog stimulus. This test mode is entered by writing a value of 0x0000.0001 to this register. When data is read from the FIFO in loopback mode, the read-only portion of this register is returned.

	t 0x100 R/W, res	et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								reserved			•					•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		۲O 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ		r	1	r			re re	eserved		1	T	1			[	LB
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
В	it/Field		Nam	ne	Ту	ре	Reset	Descrip	tion							
	31:1		reserv	ved	R	0	0x0000.000	compat	ibility	with fu	t rely on t iture prod read-mod	ucts, the	value of	a reserv		
	0		LB		R/	w	0	Loopba	ck M	lode En	able					
								on input	t and sam	l unique	oopback v e numberi a, but inst	ng. The	ADCSSF	FIFOn re	gisters o	do not
								Bit/Fiel	d Na	ame	Descript	tion				
								9:6	C	NТ	Continu	ous Sam	ple Cour	nter		
											and cou	nts each	ple count sample nique val	as it pro	cessed.	This
								5	С	DNT	Continu	ation Sa	mple Indi	icator		
											sample. run bacł	For exa	ites that f mple, if tw , this ind y samplir	wo sequ icates th	encers v at the co	were to
								4	DI	FF	Differen	tial Sam	ole Indica	ator		
											When se sample.	'	ites that f	this is a o	different	ial
								3	TS	6	Temp Se	ensor Sa	imple Ind	licator		
											When sensor s		ites that f	this is a f	empera	ture
								2:0	M	UX	Analog	Input Ind	icator			
											Indicate	s which a	analog in	put is to	be sam	pled.

#### ADC Test Mode Loopback (ADCTMLB)

Base 0x4003.8000

## 11 Universal Asynchronous Receivers/Transmitters (UARTs)


Each Stellaris<sup>®</sup> Universal Asynchronous Receiver/Transmitter (UART) has the following features:

- Two fully programmable 16C550-type UARTs
- Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable baud-rate generator allowing speeds up to 1.5625 Mbps
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- Line-break generation and detection
- Fully programmable serial interface characteristics
  - 5, 6, 7, or 8 data bits
  - Even, odd, stick, or no-parity bit generation/detection
  - 1 or 2 stop bit generation

# 11.1 Block Diagram

#### Figure 11-1. UART Module Block Diagram





# 11.2 Signal Description

Table 11-1 on page 361 lists the external signals of the UART module and describes the function of each. The UART signals are alternate functions for some GPIO signals and default to be GPIO signals at reset, with the exception of the UORx and UOTx pins which default to the UART function. The column in the table below titled "Pin Assignment" lists the possible GPIO pin placements for these UART signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 242) should be set to choose the UART function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 223.

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
UORx	17	I	TTL	UART module 0 receive.
UOTx	18	0	TTL	UART module 0 transmit.
UlRx	27	I	TTL	UART module 1 receive.
UlTx	28	0	TTL	UART module 1 transmit.

Table 11-1. UART Signals (48QFP)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 11.3 Functional Description

Each Stellaris UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.


The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 378). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

### 11.3.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 11-2 on page 362 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

### Figure 11-2. UART Character Frame



### 11.3.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 374) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 375). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.)

BRD = BRDI + BRDF = UARTSysClk / (16 \* Baud Rate)

where  ${\tt UARTSysClk}$  is the system clock connected to the UART.

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

```
UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)
```

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 376), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

### 11.3.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 372) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 362).

The start bit is valid and recognized if UnRx is still low on the eighth cycle of Baud16, otherwise it is ignored. After a valid start bit is detected, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

### 11.3.4 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 368). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 376).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 372) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 380). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8,  $\frac{1}{2}$ ,  $\frac{3}{2}$ , and 7/8. For example, if the  $\frac{1}{2}$  option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the  $\frac{1}{2}$  mark.

### 11.3.5 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error
- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 385).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 382) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 384).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 386).

The receive interrupt changes state when one of the following events occurs:

- If the FIFOs are enabled and the receive FIFO reaches the programmed trigger level, the RXRIS bit is set. The receive interrupt is cleared by reading data from the receive FIFO until it becomes less than the trigger level, or by clearing the interrupt by writing a 1 to the RXIC bit.
- If the FIFOs are disabled (have a depth of one location) and data is received thereby filling the location, the RXRIS bit is set. The receive interrupt is cleared by performing a single read of the receive FIFO, or by clearing the interrupt by writing a 1 to the RXIC bit.

The transmit interrupt changes state when one of the following events occurs:

If the FIFOs are enabled and the transmit FIFO reaches the programmed trigger level, the TXRIS bit is set. The transmit interrupt is cleared by writing data to the transmit FIFO until it becomes greater than the trigger level, or by clearing the interrupt by writing a 1 to the TXIC bit.

If the FIFOs are disabled (have a depth of one location) and there is no data present in the transmitters single location, the TXRIS bit is set. It is cleared by performing a single write to the transmit FIFO, or by clearing the interrupt by writing a 1 to the TXIC bit.

### 11.3.6 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 378). In loopback mode, data transmitted on UnTx is received on the UnRx input.

### 11.4 Initialization and Configuration

To use the UARTs, the peripheral clock must be enabled by setting the UART0 or UART1 bits in the **RCGC1** register.

This section discusses the steps that are required to use a UART module. For this example, the UART clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit
- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 362, the BRD can be calculated:

BRD = 20,000,000 / (16 \* 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 374) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 375) is calculated by the equation:

UARTFBRD[DIVFRAC] = integer(0.8507 \* 64 + 0.5) = 54

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the UARTCTL register.
- 2. Write the integer portion of the BRD to the **UARTIBRD** register.
- 3. Write the fractional portion of the BRD to the **UARTFBRD** register.
- **4.** Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- 5. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

# 11.5 Register Map

Table 11-2 on page 366 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

- UART0: 0x4000.C000
- UART1: 0x4000.D000

Note that the UART module clock must be enabled before the registers can be programmed (see page 192). There must be a delay of 3 system clocks after the UART module clock is enabled before any UART module registers are accessed.

**Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 378) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

#### Table 11-2. UART Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	UARTDR	R/W	0x0000.0000	UART Data	368
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	370
0x018	UARTFR	RO	0x0000.0090	UART Flag	372
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	374
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	375
0x02C	UARTLCRH	R/W	0x0000.0000	UART Line Control	376
0x030	UARTCTL	R/W	0x0000.0300	UART Control	378
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	380
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	382
0x03C	UARTRIS	RO	0x0000.000F	UART Raw Interrupt Status	384
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	385
0x044	UARTICR	W1C	0x0000.0000	UART Interrupt Clear	386
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	388
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	389
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	390
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	391
0xFE0	UARTPeriphID0	RO	0x0000.0011	UART Peripheral Identification 0	392
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	393
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	394
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	395
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	396
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	397

Table 11-2	. UART Registe	r Map (	(continued)

Offset	Name	Туре	Reset	Description	See page
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	398
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	399

# 11.6 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

### Register 1: UART Data (UARTDR), offset 0x000

Important: This register is read-sensitive. See the register description for details.

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

UAR UAR Offse	T0 base: 0 T1 base: 0 t 0x000 R/W, rese	x4000.C x4000.D	000 000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		<u> </u>	<u>_</u>	ı .		1		erved	1	•	1	ı 1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	I	rese	rved	I	OE	BE	PE	FE		1	Î	I DA	I ATA	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	8it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
31:12 reserved RO 0 Software should not rely on the value of a reserved bit. To provide the value of a reserved bit is the v																
	11		OE	-	R	0	0			un Error		s follows				
								IIIe	OE vaiu			5 10110105	•			
								Val	ue Deso	cription						
								0	) Ther	e has be	en no d	ata loss (	due to a	FIFO ov	errun.	
								1		data wa loss.	s receiv	ed when	the FIFC	D was ful	ll, resulti	ng in
	10		BE	E	R	0	0	UAF	RT Break	c Error						
								the	receive	data inpu	ut was he	eld Low f	for longe	letected, r than a f ty, and st	full-word	
								the FIF0	FIFO. W O. The n	hen a br ext char	eak occu acter is o	urs, only only enal	one 0 ch bled afte	e charact aracter is r the rece start bit	s loaded eived da	l into the ita input

UART Data (UARTDR)

Bit/Field	Name	Туре	Reset	Description
9	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the <b>UARTLCRH</b> register.
				In FIFO mode, this error is associated with the character at the top of the FIFO.
8	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	Data Transmitted or Received
				When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

# Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The UARTRSR/UARTECR register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

The **UARTRSR** register cannot be written.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

#### Reads

#### UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x004 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		[	1				1 I	rese	rved	1		1		1	1	
Type Reset	RO 0	RO 0	RO 0	 RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
ĺ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							erved						OE	BE	PE	FE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:4	compatibility with future products, the value of a reserved preserved across a read-modify-write operation.														
	3	OE RO 0 UART Overrun Error														
									en this bi bit is cle		-				) is alrea	dy full.
								the	FIFO co FIFO is f CPU mu	ull, only	the cont	ents of th	ne shift r	egister a	re overv	
	2		BE		R	0	0	UAF	RT Break	Error						
								the	bit is se received smission	data inp	out was h	eld Low	for long	er than a	a full-wor	ď
								This	bit is cle	eared to	0 by a w	rite to <b>U</b>	ARTECF	<b>R</b> .		
								the FIF	IFO mod FIFO. WI O. The no s to a 1 (	hen a bre ext chara	eak occu acter is c	irs, only only enat	one 0 ch oled after	aracter i r the rec	s loaded eive data	into the a input

Bit/Field	Name	Туре	Reset	Description
1	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the <b>UARTLCRH</b> register.
				This bit is cleared to 0 by a write to <b>UARTECR</b> .
0	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
				This bit is cleared to 0 by a write to <b>UARTECR</b> .
				In FIFO mode, this error is associated with the character at the top of the FIFO.

#### Writes

#### UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved			1	1	1	1	
Туре	wo	wo	wo	wo	wo	WO	wo	WO	wo	wo	wo	wo	wo	wo	wo	wo
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved							DA	ATA	1	1	'
Type Reset	wo	wo	wo	WO 0	wo	WO 0	wo	WO	WO 0	WO 0	wo	wo	wo	WO 0	wo	wo
Reset	0	0	0	U	0	0	0	0	0	U	0	0	0	U	0	0
E	Bit/Field	t/Field Name Type Reset D						Des	cription							
	31:8		reserv	ved	W	0	0		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be							
									served ac		•	-				
	7:0		DAT	A	W	0	0	Errc	or Clear							
								rite to this rrun flags	•	r of any	data clea	ars the fr	aming, p	arity, bre	eak, and	

### Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

UAR <sup>-</sup> UAR <sup>-</sup>	RT Flag T0 base: ( T1 base: (	0x4000.0	0000													
	t 0x018 RO, rese	t 0x0000	0.0090													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1	1	<del>т т</del>	rese	l erved	1	1	I	1	1	<del>, ,</del>	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		· · ·	1		rved	1	<u>т т</u>		TXFE	RXFF	TXFF	RXFE	BUSY	_	reserved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
31:8reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.7TXFERO1UART Transmit FIFO Empty																
The meaning of this bit depends on the state of the FEN bit in th <b>UARTLCRH</b> register.												ne				
									e FIFO is ster is er		d (fen is	0), this t	oit is set v	when the	e transmit	holding
									e FIFO i: mpty.	s enable	d (fen is	s 1), this	bit is sel	t when t	he transm	it FIFO
	6		RXF	F	R	0	0	UAF	RT Rece	ive FIFO	Full					
										g of this l I register		nds on tl	he state	of the F	EN bit in th	ne
								lf th is fu		s disable	d, this b	it is set v	when the	receive	e holding r	egister
								lf th	e FIFO i	s enable	d, this bi	t is set v	when the	receive	e FIFO is fu	ull.
	5		TXF	F	R	0	0	UAF	RT Trans	mit FIFC	) Full					
										g of this l I register		nds on tl	he state	of the F	EN bit in th	ne
								lf th is fu		s disable	d, this b	it is set v	vhen the	transm	it holding	register
								lf th	e FIFO i	s enable	d, this bi	t is set v	vhen the	transm	it FIFO is f	full.
	4		RXF	E	R	0	1	UAF	RT Rece	ive FIFO	Empty					
										g of this l I register	•	nds on tl	he state	of the F	EN bit in th	ne
									e FIFO i: mpty.	s disable	d, this b	it is set v	when the	receive	e holding r	egister
								lf th	e FIFO i	s enable	d, this bi	t is set v	vhen the	receive	FIFO is e	mpty.

Bit/Field	Name	Туре	Reset	Description
3	BUSY	RO	0	UART Busy When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

### Register 4: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD=**0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 362 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000

UART1 base: 0x4000.D000 Offset 0x024 Type R/W, reset 0x0000.0000 31 30 29 28 23 27 26 25 24 22 21 20 19 18 17 16 reserved RO Туре RO 0 0 0 0 0 0 0 0 0 0 0 0 0 Reset 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 DIVINT Туре R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 31:16 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 15:0 DIVINT R/W 0x0000 Integer Baud-Rate Divisor

### Register 5: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 362 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD)

Offse	T1 base: 0 t 0x028 R/W, rese															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1		1 I		1	rese	rved						r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved															
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:6 reserved RO 0x00						0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	5:0		DIVFF	RAC	R/	W	0x000	Frac	ctional Ba	aud-Rate	e Divisor					

UART Fractional Baud-I UART0 base: 0x4000.C000 UART1 base: 0x4000.D000

### Register 6: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

#### UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x02C Type R/W, reset 0x0000.0000

Type	04			<u> </u>	67	~~	65		<u> </u>	66	<u>.</u>	<u></u>	10	40	47	40	
I	31	30	29	28	27	26	25	24	23	22	21	20	19 T	18	17 I	16	
					1				erved				1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
i	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		
				rese	rved				SPS	W	LEN	FEN	STP2	EPS	PEN	BRK	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	scription								
	31:8		reser	ved	R	0	0	Sof	tware sh	ould not	relv on t	he value	of a res	erved hit		/ide	
	01.0		10001	vea	i v	.0	Ū						value of				
								pres	served a	cross a	read-mo	dify-write	e operatio	on.			
	7		SP	s	R/	w	0	UA	RT Stick	Paritv S	elect						
When bits 1, 2, and 7 of <b>UARTLCRH</b> are set,									are set. th	ne paritv	bit is trai	nsmitted					
and checked as a 0. When bits									its 1 and	17 are se							
									ity bit is t								
								Wh	en this b	t is clea	red, stick	c parity is	s disable	d.			
	6:5		WLE	ΞN	R/	W	0	UAI	RT Word	Length							
								The	bits indi	cate the	number	of data	bits trans	mitted o	r receive	ed in a	
								fran	ne as fol	ows:							
								Val	ue Deso	ription							
								0>	3 8 bit	8							
								0>	2 7 bit	6							
								0>	(1 6 bit	6							
								0>	0 5 bit	s (defau	lt)						
										,	,						
	4		FE	N	R/	W	0	UAI	RT Enab	e FIFOs	6						
								lf th	is bit is s	et to 1, tr	ansmit a	nd receiv	/e FIFO b	ouffers ar	e enable	ed (FIFO	
								moo		-						,	
													ed (Chara	acter mo	de). The	FIFOs	
								bec	ome 1-b	yte-deep	o holding	register	S.				
	3		STR	2	R/	W	0	UAI	RT Two S	Stop Bits	Select						
								If this bit is set to 1, two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received.									
								The	receive	logic do	es not cl	neck for	two stop	bits beir	ng receiv	ed.	

Bit/Field	Name	Туре	Reset	Description
2	EPS	R/W	0	UART Even Parity Select
				If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.
				When cleared to 0, then odd parity is performed, which checks for an odd number of 1s.
				This bit has no effect when parity is disabled by the ${\tt PEN}$ bit.
1	PEN	R/W	0	UART Parity Enable
				If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break
				If this bit is set to 1, a Low level is continually output on the UnTX output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be

cleared to 0.

### Register 7: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

- **Note:** The **UARTCTL** register should not be changed while the UART is enabled or else the results are unpredictable. The following sequence is recommended for making changes to the **UARTCTL** register.
  - **1.** Disable the UART.
  - 2. Wait for the end of transmission or reception of the current character.
  - 3. Flush the transmit FIFO by disabling bit 4 (FEN) in the line control register (UARTLCRH).
  - 4. Reprogram the control register.
  - 5. Enable the UART.

UART Control (UARTCTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x030 Type R/W, reset 0x0000.0300

1,900	1011,1000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	ľ		1	1	1		1 1	rese	erved	1	I	I			1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		rese	rved	1 I		RXE	TXE	LBE		1	rese	rved		J	UARTEN
Туре	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0
	Bit/Field Name Type Reset Descr 31:10 reserved RO 0 Softw comp prese 9 RXE R/W 1 UART If this					Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. UART Receive Enable If this bit is set to 1, the receive section of the UART is enabled. When the UART is disabled in the middle of a receive, it completes the current										
	8		TXI	Ξ	R/	W	1	If the	RT Trans is bit is s UART is rent cha	o enable smit Enal set to 1, ti s disabled racter bet o enable	ble he trans d in the r fore stop	mit section middle of pping.	on of the a transn	UART is nission, i	s enable it compl	ed. When letes the

Bit/Field	Name	Туре	Reset	Description
7	LBE	R/W	0	UART Loop Back Enable If this bit is set to 1, the UnTX path is fed through the UnRX path.
6:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UARTEN	R/W	0	UART Enable If this bit is set to 1, the UART is enabled. When the UART is disabled in the middle of transmission or reception, it completes the current character before stopping.

### Register 8: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

10

20

24

10

47

10

UART Interrupt FIFO Level Select (UARTIFLS)

20

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x034

Type R/W, reset 0x0000.0012

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		r	1	1		r	т т	rese	rved	1	1	1		T	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		I	1	I	rese	rved			1	I		RXIFLSEL	1		TXIFLSEL	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0		
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	criptior	۱								
	31:6 reserved				R	0	0x00	com	ftware should not rely on the value of a reserved bit. To provide mpatibility with future products, the value of a reserved bit should be eserved across a read-modify-write operation.									
	5:3		RXIFL	SEL	R/	W	0x2	UAF	RT Rec	eive Interr	upt FIF	D Level S	Select					
								The	trigger	r points for	the rec	eive inter	rupt are	as follow	WS:			
								Va	lue D	Description	ı							
								0x0	F	RX FIFO ≥	⅓ full							
								0x1	F	RX FIFO ≥	¼ full							
								0x2	F	RX FIFO ≥	½ full (o	lefault)						
								0x3	F	RX FIFO ≥	¾ full							
								0x4	F	RX FIFO ≥	% full							
								0x5	-0x7 F	Reserved								

24

25

Bit/Field	Name	Туре	Reset	Description
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select The trigger points for the transmit interrupt are as follows:
				Value Description
				0x0 TX FIFO ≤ ¼ empty
				0x1 TX FIFO ≤ ¾ empty
				0x2 TX FIFO $\leq \frac{1}{2}$ empty (default)
				0x3 TX FIFO $\leq$ 1/4 empty
				0x4 TX FIFO ≤ ¼ empty
				0x5-0x7 Reserved

### Register 9: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

UART Interrupt Mask (UARTIM)

UART0 base: 0x4000.C000

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

UAR1 Offse	T0 base: ( T1 base: ( t 0x038 R/W, rese	0x4000.C	000														
Type	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
ſ	ľ		1			I	1	rese	rved		1	1		1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	I		reserved			OEIM	BEIM	PEIM	FEIM	RTIM	тхім	RXIM		rese	erved	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	
В	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription								
	31:11		reserv	ved	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv			
	10		OEI	М	R/	W	0	0 UART Overrun Error Interrupt Mask On a read, the current mask for the OEIM interrupt is returned. Setting this bit to 1 promotes the OEIM interrupt to the interrupt controller									
	9		BEII	М	R/	W	0	UART Break Error Interrupt Mask On a read, the current mask for the BEIM interrupt is returned. Setting this bit to 1 promotes the BEIM interrupt to the interrupt controller.									
	8		PEII	М	R/	W	0	On a		ne currei	nt mask	Mask for the P he PEIM					
	7		FEII	М	R/	W	0	On a		ne currei	nt mask	ot Mask for the F he FEIM					
	6		RTII	M	R/	W	0										
	5		ТХІІ	М	R/	W	0	0 UART Transmit Interrupt Mask On a read, the current mask for the TXIM interrupt is returned. Setting this bit to 1 promotes the TXIM interrupt to the interrupt controller.									
	4		RXII	М	R/	W	0	On a	-	ne currei	nt mask	k for the R he RXIM		•			

Bit/Field	Name	Туре	Reset	Description
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

### Register 10: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

#### UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x03C Type RO, reset 0x0000.000F

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
	•		1 1		l			rese	rved						1 1					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ſ	,		reserved	ľ		OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS	1	rese	rved					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1				
10000	0	°	Ū	Ū	0	Ū	Ū	Ū	Ū	Ū	Ū	0	·		·					
В	it/Field		Nam	е	Ту	ре	Reset	Des	cription											
;	31:11		reserv	ed	R	0	0x00					he value			•					
												ucts, the dify-write			ed bit sh	ould be				
	10		OERI	IS	R	0	0	0 UART Overrun Error Raw Interrupt Status												
			01.1			•	Gives the raw interrupt state (prior to masking) of this interrupt.													
9 BERIS RO 0 UART Break Error Rav								aw Interr	rupt Stati	JS										
	C		2210	•		•	Gives the raw interrupt state (prior to ma								king) of this interrupt.					
	8		PERI	S	R	0	0	UAF	RT Parity	Error Ra	aw Interr	upt Statu	IS							
												י prior to ו)		) of this i	interrupt.					
	7		FERI	S	R	0	0	UAF	RT Frami	ng Error	Raw Int	errupt St	atus							
								Give	es the ra	w interru	pt state	(prior to ı	masking	) of this i	interrupt.					
	6		RTRI	S	R	0	0	UAF	RT Recei	ve Time	-Out Rav	v Interrup	ot Status	;						
								Give	es the ra	w interru	pt state	(prior to ı	masking	) of this i	interrupt.					
	5		TXRI	S	R	0	0 UART Transmit Raw Interrupt Status													
								Give	es the ra	w interru	pt state	(prior to I	masking	) of this i	interrupt.					
	4		RXRI	S	R	0	0	UAF	RT Recei	ve Raw	Interrupt	Status								
								Give	es the ra	w interru	pt state	(prior to ı	masking	) of this i	interrupt.					
	3:0		reserv	ed	R	0	0xF	com	patibility	with futu	ure produ	he value ucts, the	value of	a reserv						
								pres	served a	cross a r	ead-mod	dify-write	operatio	on.						

### Register 11: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

#### UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x040 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		1 1	1				rese	rved	l						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	i		reserved	i		OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS	1	rese	rved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	 RO 0	RO 0	RO 0	RO 0	RO 0
110001	Ū	Ū	Ū	Ū	0	Ū	Ū	Ū	Ū	Ū	Ū	0	0	Ū	Ū	Ū
В	it/Field		Nam	е	Ту	ре	Reset	Des	cription							
:	31:11		reserv	ed	R	0	0x00	Soft	ware sho	ould not	rely on tl	he value	of a rese	erved bit	. To prov	vide
											•	ucts, the difv-write			ed bit sh	ould be
	10			10	D	0	<ul><li>preserved across a read-modify-write operation.</li><li>0 UART Overrun Error Masked Interrupt Status</li></ul>									
10     OEMIS     RO     0     UART Overrun Error Masked Interrupt Status       Gives the masked interrupt state of this interrupt.																
9 BEMIS RO 0 UART Break Error Masked Gives the masked interrupt											int					
					-	~								<i>ν</i> ρι.		
	8		PEM	S	R	0	0					iterrupt S tate of thi		int		
				_	_	_								ipt.		
	7		FEMI	S	R	0	0			0		l Interrup tate of thi		unt		
	6		RTM	S	R	0	0					sked Inte	•			
												tate of th		ipi.		
	5		TXM	S	R	0	0 UART Transmit Masked Interrupt Status Gives the masked interrupt state of this interrupt.									
								GIVE	es the ma	asked in	terrupt s	late of th	is interru	ipt.		
	4		RXM	IS	R	0	0					rupt Statu				
								Give	es the ma	asked in	terrupt s	tate of thi	is interru	ipt.		
	3:0		reserv	ed	R	0	0	com	patibility	with futu	ure produ	he value ucts, the dify-write	value of	a reserv		

### Register 12: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

#### UART Interrupt Clear (UARTICR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x044 Type W1C, reset 0x0000.0000

,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	•				l			rese	rved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			reserved			OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC		rese	rved		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0	
В	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription								
	31:11		reserv	ved	R	0	0x00	com	patibility	with futu	ire produ	ne value ucts, the lify-write	value of	a reserv			
	10		OEI	С	W	1C	0		verrun Error Interrupt Clear he OEIC values are defined as follows:								
1 Ci								No e	ription ffect on t rs interru		upt.						
9 BEIC W1C 0 Break Error The BEIC V Value Des 0 No																	
8 PEIC W1C 0 Parity Error Interrupt Cle The PEIC values are def Value Description 0 No effect on the i 1 Clears interrupt.							defined he interr		vs:								
	7		FEIC		W	1C	0	<ul> <li>Framing Error Interrupt Clear</li> <li>The FEIC values are defined as follows:</li> <li>Value Description</li> <li>0 No effect on the interrupt.</li> <li>1 Clears interrupt.</li> </ul>									

Bit/Field	Name	Туре	Reset	Description
6	RTIC	W1C	0	Receive Time-Out Interrupt Clear The RTIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
5	TXIC	W1C	0	Transmit Interrupt Clear
				The TXIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
4	RXIC	W1C	0	Receive Interrupt Clear
				The RXIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

### Register 13: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1		· ·			rese	rved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
10001	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
i	15	14	13	12		10	9 1 1	0		0	5	4	3	2			
				rese	rved							PI	D4				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription								
							0.00	0 4							-		
	31:8 reserved RO 0x00							Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	7:0 PID4 RO 0x0000								0 UART Peripheral ID Register[7:0]								
								Can	be used	l by softw	vare to i	dentify th	e prese	nce of th	is periph	ieral.	

### Register 14: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1	1				rese	rved		1			1	1	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Reset				-					-						0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
				rese	rved							PI	D5	1	1	'	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription								
	31:8 reserved				R	0	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	7:0 PID5 RO			0x0000		UART Peripheral ID Register[15:8] Can be used by software to identify the presence of this peripheral.											

### Register 15: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1		1	1 1	rese	rved		1			1		•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset									-						4	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	erved	•						PII	D6	•		'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8 reserved RC				0	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
7:0			PID	6	R	0	0x0000		RT Peripl		0		ie prese	nce of th	is periph	neral.

### Register 16: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1		· ·			rese	rved		1			•	1	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Reber	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	15	14	1		1	10	1 1	0	<u> </u>					1	· ·		
				rese	rved							PI	1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription								
					-	~	•	0 6							-		
	31:8 reserved RO						0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should									
									served ac		•	-			eu bit si		
	7:0 PID7 RO 0x0000						UAF	RT Periph	neral ID	Register	[31:24]						
								Can	be used	l by softw	ware to i	dentify th	e prese	nce of th	is periph	neral.	

### Register 17: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE0 Type RO, reset 0x0000.0011

RO RO
0 0
1 0
<u> </u>
RO RO
0 1
provide
bit should be
eripheral.
F

### Register 18: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1	1	1	I	1 1	rese	rved		I			1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	erved	1	1 1				I	PI	D1	I	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
			reserved		R	0	0x00	com	Software should not rely on the value of a reserved bit. To prov compatibility with future products, the value of a reserved bit sh preserved across a read-modify-write operation.							
	7:0		PID	1	R	0	0x00		RT Peripl		0		ne prese	nce of th	is peripł	neral.

### Register 19: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1 I			rese	rved							1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10001	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15	14	13	12		10	9	0		0	5	4	3	2		
				rese	rved							PI	52			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
_					-		<b>_</b> (	_								
E	Bit/Field		Nam	ie	Iy	ре	Reset	Des	cription							
	Bit/Field Name Type 31:8 reserved RO					0	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	7:0		PID	2	R	0	0x18		RT Peripl		0		e prese	nce of th	is periph	ieral.

### Register 20: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1				rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset									-							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•		1	rese	erved	1						PI	D3			'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserved		R	0	0x00		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.							
	7:0		PID	3	R	0	0x01	UAF	RT Peripł	neral ID	Register	[31:24]				
								Can	be used	l by softv	vare to i	dentify th	ne prese	nce of th	is periph	eral.

### Register 21: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 0 (UARTPCellID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1					rese	erved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		ſ	1	rese	rved		1 1				[	CII	20			·	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 1	
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription								
				reserved RO			0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
7:0			CID	0	R	0	0x0D		RT Prime vides sof		• •		eriphera	l identific	ation sy	stem.	

### Register 22: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		ſ	1	I	1	1	1 1	rese	erved	I	I	1	1	ſ					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		Γ	T	rese	rved	1	1 1			Γ	1	CI	D1	Γ					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0			
E	Bit/Field		Nam	ıe	Ту	ре	Reset	Des	cription						0				
	31:8		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•				
	7:0		CID	1	R	0	0xF0		RT Prime vides sof			[15:8] I cross-p	eriphera	l identific	ation sy	rstem.			

### Register 23: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 2 (UARTPCellID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF8 Type RO, reset 0x0000.0005

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	1		1	1	1	1	1 1	rese	erved		I			1	1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reset									-						0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			1	rese	rved	1	1 1			ſ	I	CI	D2	1	1	· ]		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1		
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription					) 1 0 1				
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with fut	ure produ	ucts, the	value of	a reserv	•	vide hould be		
	7:0		CID	2	R	0	0x05		RT Prime vides sof		•	· -	eriphera	l identific	cation sy	rstem.		

### Register 24: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 3 (UARTPCellID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFFC Type RO, reset 0x0000.00B1

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		ſ	1	I	1	1	1 1	rese	erved		1	1		1	1	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
			1	rese	rved	I					I	CI	D3	I	1	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1			
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription						0				
	31:8		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	vide hould be			
	7:0		CID	3	R	0	0xB1		RT Prime vides sof		0	[31:24] 1 cross-p	eriphera	l identific	cation sy	vstem.			


# 12 Synchronous Serial Interface (SSI)


The Stellaris<sup>®</sup> Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris SSI module has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

# 12.1 Block Diagram





# 12.2 Signal Description

Table 12-1 on page 401 lists the external signals of the SSI module and describes the function of each. The SSI signals are alternate functions for some GPIO signals and default to be GPIO signals

at reset., with the exception of the SSIOClk, SSIOFss, SSIORx, and SSIOTx pins which default to the SSI function. The column in the table below titled "Pin Assignment" lists the possible GPIO pin placements for the SSI signals. The AFSEL bit in the **GPIO Alternate Function Select** (**GPIOAFSEL**) register (page 242) should be set to choose the SSI function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 223.

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
SSIClk	19	I/O	TTL	SSI clock.
SSIFss	20	I/O	TTL	SSI frame.
SSIRx	21	I	TTL	SSI receive.
SSITx	22	0	TTL	SSI transmit.

#### Table 12-1. SSI Signals (48QFP)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

### 12.3 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

### 12.3.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 1.5 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the input clock (FSysClk). The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 420). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0 (SSICR0)** register (see page 413).

The frequency of the output clock SSIClk is defined by:

```
SSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

**Note:** For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 492 to view SSI timing parameters.

### 12.3.2 FIFO Operation

#### 12.3.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 417), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

In slave mode, the SSI transmits data each time the master initiates a transaction. If the transmit FIFO is empty and the master initiates, the slave transmits the 8th most recent value in the transmit FIFO. If less than 8 values have been written to the transmit FIFO since the SSI module clock was

enabled using the SSI bit in the **RGCG1** register, then 0 is transmitted. Care should be taken to ensure that valid data is in the FIFO as needed. The SSI can be configured to generate an interrupt or a  $\mu$ DMA request when the FIFO is empty.

#### 12.3.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

#### 12.3.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask** (**SSIIM**) register (see page 421). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 423 and page 424, respectively).

### 12.3.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.


For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFSS pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIClk, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

### 12.3.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 12-2 on page 403 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.




#### Figure 12-2. TI Synchronous Serial Frame Format (Single Transfer)

In this mode, SSIClk and SSIFSS are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIC1k. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIC1k after the LSB has been latched.

Figure 12-3 on page 404 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.





### 12.3.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFSS signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

#### SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSICIk pin. If the SPO bit is High, a steady state High value is placed on the SSICIk pin when data is not being transferred.


#### SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

#### 12.3.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 12-4 on page 404 and Figure 12-5 on page 405.








Figure 12-5. Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFSS master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.


The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSICIk period after the last bit has been captured.

#### 12.3.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 12-6 on page 406, which covers both single and continuous transfers.





Note: Q is undefined.

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIClk signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

### 12.3.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 12-7 on page 406 and Figure 12-8 on page 407.




Figure 12-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0

Note: Q is undefined.

SSICIK SSIFss SSIFx/SSIRx LSB MSB 4 to 16 bits SSIFx/SSIRx

Figure 12-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0

In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one further half SSIC1k period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSICIk period after the last bit has been captured.

#### 12.3.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 12-9 on page 408, which covers both single and continuous transfers.




Figure 12-9. Freescale SPI Frame Format with SPO=1 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFSS line is returned to its idle high state one SSIClk period after the last bit has been captured.


For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

#### 12.3.4.7 MICROWIRE Frame Format

Figure 12-10 on page 408 shows the MICROWIRE frame format, again for a single frame. Figure 12-11 on page 409 shows the same format when back-to-back frames are transmitted.

#### Figure 12-10. MICROWIRE Frame Format (Single Frame)



MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:


- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFSS causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFSS remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

**Note:** The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIClk, after the LSB of the frame has been latched into the SSI.



#### Figure 12-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 12-12 on page 410 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.




Figure 12-12. MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements

# 12.4 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the **RCGC1** register. For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the SSICR1 register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
  - a. For master operations, set the **SSICR1** register to 0x0000.0000.
  - **b.** For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
  - c. For slave mode (output disabled), set the **SSICR1** register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the SSICPSR register.
- 4. Write the **SSICR0** register with the following configuration:
  - Serial clock rate (SCR)
  - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
  - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
  - The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)

- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

FSSIClk = FSysClk / (CPSDVSR \* (1 + SCR))
1x106 = 20x106 / (CPSDVSR \* (1 + SCR))

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the SSICR1 register is disabled.
- 2. Write the SSICR1 register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- 4. Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

### 12.5 Register Map

Table 12-2 on page 411 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

SSI0: 0x4000.8000

Note that the SSI module clock must be enabled before the registers can be programmed (see page 192). There must be a delay of 3 system clocks after the SSI module clock is enabled before any SSI module registers are accessed.

**Note:** The SSI must be disabled (see the SSE bit in the **SSICR1** register) before any of the control registers are reprogrammed.

Offset	Name	Туре	Reset	Description	See page
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0	413
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1	415
0x008	SSIDR	R/W	0x0000.0000	SSI Data	417
0x00C	SSISR	RO	0x0000.0003	SSI Status	418
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	420
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	421
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	423
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	424
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	425

Table 12-2. SSI Register Map

Offset	Name	Туре	Reset	Description	See page
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	426
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	427
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	428
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	429
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	430
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	431
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	432
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	433
0xFF0	SSIPCellID0	RO	0x0000.000D	SSI PrimeCell Identification 0	434
0xFF4	SSIPCellID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	435
0xFF8	SSIPCellID2	RO	0x0000.0005	SSI PrimeCell Identification 2	436
0xFFC	SSIPCelIID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	437

 Table 12-2. SSI Register Map (continued)

# 12.6 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

### Register 1: SSI Control 0 (SSICR0), offset 0x000

**SSICR0** is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

Offse	base: 0x et 0x000 R/W, res															
ſ	31	30	29	28	27	26	25	24	23	22	21	20	19 1	18	17 1	16 I
[					L				erved				I			
Гуре eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	S		1			SPH	SPO	F	I RF		D	SS	1
ype eset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		
	15:8		SC	R	R	W	0x0000	SSI	Serial C	lock Rate	е					
									value so SSI. The		-	nerate th	e transm	it and re	ceive bit	t rate o
								BR=	FSSICI	k/(CPSI	DVSR *	(1 + 5	SCR))			
												alue fror is a value			med in t	he
	7		SPI	Н	R/	W	0	SSI	Serial C	lock Pha	ise					
								This	s bit is or	ly applic	able to t	the Frees	scale SP	I Format	t.	
								it to eith	change	state. It I	has the	e clock e most imp g a clock	pact on th	ne first b	it transm	itted b
												captured on the se				
	6		SP	О	R	W	0	SSI	Serial C	lock Pola	arity					
								This	s bit is or	ly applic	able to t	the Frees	scale SP	I Format	t.	
								SSI	Clk pin.	If SPO is	s 1, a ste	luces a s eady stat t being tr	e High v	alue is p		
	5:4		FR	F	R/	W	0x0	SSI	Frame F	ormat S	elect					
								The	FRF val	ues are o	defined	as follow	S:			
								Val	ue Fram	ie Forma	at					
								0x	0 Free	scale SP	PI Frame	Format				
								0x	1 Texa	s Instrun	nents Sy	nchrono	us Seria	l Frame	Format	
								0x	2 MICF	ROWIRE	Frame	Format				
								0x	3 Rese	erved						

Bit/Field	Name	Туре	Reset	Description
3:0	DSS	R/W	0x00	SSI Data Size Select The DSS values are defined as follows:
				Value Data Size
				0x0-0x2 Reserved
				0x3 4-bit data
				0x4 5-bit data
				0x5 6-bit data
				0x6 7-bit data
				0x7 8-bit data
				0x8 9-bit data
				0x9 10-bit data
				0xA 11-bit data
				0xB 12-bit data
				0xC 13-bit data
				0xD 14-bit data
				0xE 15-bit data
				0xF 16-bit data

### Register 2: SSI Control 1 (SSICR1), offset 0x004

**SSICR1** is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

SSI0 Offse	base: 0x t 0x004	I 1 (SSI 4000.800 set 0x0000	0													
[	31	30	29	28	27	26	25	24 rese	23 rved	22	21	20	19 I	18	17	16
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	•		res	erved				•	•	SOD	MS	SSE	LBM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:4		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	ucts, the	of a resolution of a resolutio	a reserv	•	
	3		SO	D	R	W	0	This syst slav the s coul cont The	ems, it is es in the serial out ld be tiec figured s SOD val ue Desc SSI c	levant of s possibl system put line. I togethe o that th ues are cription can drive	nly in the e for the while en In such s er. To ope e SSI sla defined a	e Slave n SSI mas suring th systems, erate in s ave does as follow output ir	node (MS ster to br at only o the TXD such a sy s not driv s: n Slave C output in	oadcast ne slave lines froi vstem, th e the ss Dutput m	a messa drives d m multipl e SOD bi ITx pin.	ige to all ata onto e slaves t can be
	2		MS	3	R	W	0	This SSI The	is disabl MS value ue Desc Devie	cts Mast ed (SSE es are d cription ce config	er or Sla =0). efined as gured as		er.	n be moo	dified on	ly when

Bit/Field	Name	Туре	Reset	Description
1	SSE	R/W	0	<ul> <li>SSI Synchronous Serial Port Enable</li> <li>Setting this bit enables SSI operation.</li> <li>The SSE values are defined as follows:</li> <li>Value Description <ul> <li>0 SSI operation disabled.</li> <li>1 SSI operation enabled.</li> </ul> </li> </ul>
				<b>Note:</b> This bit must be set to 0 before any control registers are reprogrammed.
0	LBM	R/W	0	SSI Loopback Mode Setting this bit enables Loopback Test mode. The LBM values are defined as follows: Value Description 0 Normal serial port operation enabled.

1

Output of the transmit serial shift register is connected internally

to the input of the receive serial shift register.

### Register 3: SSI Data (SSIDR), offset 0x008

Important: This register is read-sensitive. See the register description for details.

**SSIDR** is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITx pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

#### SSI Data (SSIDR) SSI0 base: 0x4000.8000 Offset 0x008 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ſ	I	1	r I	1	1 1	rese	rved	ſ	ſ	1	1	r	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ſ	I	1	1		1 1	DA	TA		ſ	1	1	T	I	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0x0000	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	15:0		DAT	Ā	R/	W	0x0000	SSI	Receive	/Transm	it Data					
									ad opera		ds the re	eceive FI	FO. A w	rite oper	ation wri	tes the
								0.0		- 4		4				

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

### Register 4: SSI Status (SSISR), offset 0x00C

**SSISR** is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

SSI0 Offse	Status base: 0x <sup>2</sup> t 0x00C RO, rese	4000.800 t 0x0000	0 .0003													
[	31	30	29	28	27	26	25	24	23 I rved	22	21	20	19 1	18 1	17	16 I
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Г	15	14	13 I	12	11	10	9	8	7	6	5	4	3	2	1	0
Turno	RO	RO	RO	RO	RO	reserved RO	RO	RO	RO	RO	RO	BSY RO	RFF RO	RNE RO	TNF RO	TFE R0
Type Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
В	it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:5		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	the value ucts, the dify-write	value of	a reserv		
	4		BS'	Y	R	0	0		Busy Bit BSY val		defined	as follow	'S:			
								Val 0	ue Desc SSI i	ription s idle.						
								1			tly trans D is not e	mitting a empty.	nd/or rec	ceiving a	frame, o	or the
	3		RF	F	R	0	0		Receive			as follow				
									ue Desc		acimea		0.			
								0			) is not f	full.				
								1	Rece	ive FIF	O is full.					
	2		RN	E	R	0	0	SSI	Receive	FIFO N	ot Empt	y				
								The	rne val	ues are	defined	as follow	'S:			
								Val	ue Desc	ription						
								0	Rece	ive FIF	) is emp	oty.				
								1	Rece	ve FIF	) is not o	empty.				
	1		TN	F	R	0	1		Transmi							
								The	TNF val	ues are	defined	as follow	'S:			
								Val	ue Desc	ription						
								0	Tran	smit FIF	O is full.					
								1	Trans	smit FIF	O is not	full.				

Bit/Field	Name	Туре	Reset	Description
0	TFE	R0	1	SSI Transmit FIFO Empty The TFE values are defined as follows:
				Value Description
				0 Transmit FIFO is not empty.

1 Transmit FIFO is empty.

### Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

**SSICPSR** is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

SSI0 Offse	Clock F base: 0x4 t 0x010 R/W, rese	1000.800	-	PSR)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[			1		г г 1		1 1	rese	rved			I	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ï		1	rese	rved I		1 1			I	1	CPSI	I DVSR		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset E	<sup>0</sup> Bit/Field	0	o Nam	0 0 0 0 0 0 0 0 0 0 0 3 12 11 10 9 8 7 6 5 4 reserved CPSE 0 RO RO RO RO RO R/W R/W R/W R/W			0	0	0	0						
	31:8		reserv	ved	R	C	0x00	com	patibility	with futu	ure produ	ucts, the		a reserv	•	
	7:0		CPSD	VSR	R/\	N	0x00	SSI	Clock Pi	rescale [	Divisor					
													rom 2 to /s return:		0	on the

### Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

SSI0 Offse	base: 0x4 t 0x014 R/W, rese	1000.80		1)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'		1					rese	rved		1	1		•	1	•
<b>І</b> Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•		•	•		res	erved				•	•	ТХІМ	RXIM	RTIM	RORIM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
В	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription							
	31:4		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	preserved across a read-modify-write operation. 3 TXIM R/W 0 SSI Transmit FIFO Interrupt Mask The TXIM values are defined as follows:															
								Val	ue Desc	ription						
								0	TX F	IFO half	-empty c	or less co	ndition i	nterrupt	is maske	ed.
								1	TX F	IFO half	-empty c	or less co	ondition i	nterrupt	is not m	asked.
	2		RXI	М	R/	w	0	SSI	Receive	FIFO In	terrupt N	/lask				
								The	RXIM Va	alues are	e defined	l as follo	NS:			
								Val	ue Desc	ription						
								0	RX F	IFO half	-full or m	nore con	dition int	errupt is	masked	l.
								1	RX F	IFO half	-full or m	nore con	dition int	errupt is	not mas	ked.
	1		RTI	М	R/	w	0	SSI	Receive	Time-O	ut Interru	upt Mask	í.			
								The	RTIM Va	alues are	e defined	l as follo	NS:			
								Val	ue Desc	ription						
								0			e-out inte	errupt is	masked.			
								1				errupt is i				

SSI Interrupt Mask (SSIIM)

Bit/Field	Name	Туре	Reset	Description
0	RORIM	R/W	0	SSI Receive Overrun Interrupt Mask The RORIM values are defined as follows:
				Value Description
				0 RX FIFO overrun interrupt is masked.

1 RX FIFO overrun interrupt is not masked.

### Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

Offse	t 0x018 RO, rese															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1	1	, , , , , , , , , , , , , , , , , , ,		· ·	rese	rved	1	r	1	1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	-															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	•		rese	erved				•	•	TXRIS	RXRIS	RTRIS	RORRIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0
	Bit/Field	Ū	Nan	-	Ту	-	Reset	-	cription	0	Ū	Ū	I	0	0	0
	31:4		reserv	ved	R	C	0x00	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	
	3		TXR	IS	R	С	1		Transmit cates that			•		or less, \	when se	t.
	2		RXR	lS	R	С	0		Receive cates that			•		iore, whe	en set.	
	1		RTR	IS	R	С	0		Receive cates that			•		ed, when	set.	
	0		RORI	RIS	R	C	0		Receive cates that			•		d, when	set.	

SSI Raw Interrupt Status (SSIRIS)

SSI0 base: 0x4000.8000

### Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The SSIMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

#### SSI Masked Interrupt Status (SSIMIS)

SSI0 base: 0x4000.8000 Offset 0x01C Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		1		r	rese	rved			r	1			1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		1 I	rese	rved	I	I I				TXMIS	RXMIS	RTMIS	RORMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TXMIS	RO	0	SSI Transmit FIFO Masked Interrupt Status Indicates that the transmit FIFO is half empty or less, when set.
2	RXMIS	RO	0	SSI Receive FIFO Masked Interrupt Status Indicates that the receive FIFO is half full or more, when set.
1	RTMIS	RO	0	SSI Receive Time-Out Masked Interrupt Status Indicates that the receive time-out has occurred, when set.
0	RORMIS	RO	0	SSI Receive Overrun Masked Interrupt Status Indicates that the receive FIFO has overflowed, when set.

## Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI0 Offse	Interrup base: 0x4 t 0x020 W1C, res	4000.800		R)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	ľ		1				1 1	rese	rved	1	1		· · · · ·			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							reser		I	•					RTIC	RORIC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0
B	Bit/Field Name Type Reset Description															
	31:2	2 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should I preserved across a read-modify-write operation.														
	1		RTI	С	W	1C	0	SSI	Receive	Time-O	ut Interru	ipt Clear				
								The	RTIC Vá	alues are	e defined	as follov	WS:			
								Val	ue Desc	ription						
								0	No e	ffect on i	nterrupt.					
								1	Clea	rs interru	ıpt.					
	0		ROR	IC	W	1C	0	SSI	Receive	Overrur	n Interrup	ot Clear				
											re define	d as follo	ows:			
								Val	ue Desc	ription						
								0	No e	ffect on i	nterrupt.					
								1	Clea	rs interru	ıpt.					

### Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1		1		rese	rved	1	•			•	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	n erved	1	1 1			I	1	PI	D4	1	i	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with fut	rely on ti ure produ read-mod	ucts, the	value of	a reserv	•	vide nould be
	7:0		PID	4	R	0	0x00		•		egister[7: ware to i	-	ne prese	nce of th	is periph	ieral.

### Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	•			1		rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
	15	14	13		1	10	, <sup>9</sup>	°	,	0	5	<b></b>		2	r'	0
				rese	rved							PII	D5			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	hav	R	0	0x00	Soft	ware sho	ould not	rely on t	na valua	of a res	orved hit		vido
	51.0		lesel	veu	R. R.	0	0,000		patibility						•	
									served ad		•	-				
					_	_										
	7:0		PID	5	R	0	0x00	SSI	Peripher	ral ID Re	gister[15	5:8]				
								Can	be used	by soft	vare to i	dentify th	ie prese	nce of th	is periph	eral.

### Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	•					rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei									-							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved							PI	D6			'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	6	R	0	0x00		Peripher be used		•••	-	ie prese	nce of th	is periph	ieral.

### Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1			1	1	rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
riccor	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	r	I erved	1	<u> </u>	-		-	1	I Pl	· · · · · ·		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	7	R	0	0x00		Periphei be usec		•••	-	ne prese	nce of th	is periph	ieral.

### Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 Offset 0xFE0 Type RO, reset 0x0000.0022

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			•					rese	reserved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		reserved																
										I								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0		
Bit/Field			Name		Ту	Type Reset D		Des	cription									
31:8			reserved		R	0	com		oftware should not rely on the value of a reserved bit. To provide ompatibility with future products, the value of a reserved bit should be reserved across a read-modify-write operation.									
7:0			PID0 RO		0x22		Peripheral ID Register[7:0] be used by software to identify the presence of this peripheral.											

### Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
									reserved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	- 11	10	9	8	7	6	5	4	3	2	1	0	
	I I I I I I I reserved								PID1								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Bit/Field			Name		Туре		Reset	Des	Description								
31:8			reserved		RO 0x00		com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
7:0			PID	1	RO		0x00		•	Peripheral ID Register [15:8] be used by software to identify the presence of this peripheral.							

### Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1				1	reserved										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Report	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	15	reserved																
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0		
Bit/Field			Name		Туре		Reset	Des	cription	ription								
31:8			reserved		R	0	con		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
7:0			PID2 RO		0x18		Peripheral ID Register [23:16] be used by software to identify the presence of this peripheral.											

### Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•		l				rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Report	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15	14	<b>1</b>				<u>, </u> і	0	, ,			PI			, 	
				rese	rved							PIL	13			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
					_	~									-	
	31:8		reserv	/ed	R	0	0x00		ware sho patibility						•	
									served ac		•	-			eu bit si	iouiu be
								proc		1000 u 1		ing time	oporado			
	7:0		PID	3	R	0	0x01	SSI	Peripher	al ID Re	gister [3	1:24]				
								Can	be used	l by softv	vare to id	dentify th	e prese	nce of th	is periph	eral.

### Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCelIID0)

SSI0 base: 0x4000.8000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1					rese	rved					1		
Type Reset	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0						
Resei		0							0			0			0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		•					CI	D0	•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		CID	0	R	0	0x0D		PrimeCe vides sof			-	eriphera	l identifio	cation sy	stem.

### Register 19: SSI PrimeCell Identification 1 (SSIPCelIID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

#### SSI PrimeCell Identification 1 (SSIPCelIID1)

SSI0 base: 0x4000.8000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1				1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	10	17	1	rese			, <u> </u>		, 			CI		1	-	<u> </u>
				1000	l							01				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		CID	1	R	0	0xF0		PrimeCe vides sof			-	eriphera	l identific	cation sy	stem.

### Register 20: SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	erved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei									0			0			0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved							•	•	CI	D2	•	•	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		CID	2	R	0	0x05		PrimeCe vides sof		••••	-	eriphera	l identifio	cation sy	stem.

### Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

#### SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1	rese	rved				1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15	1	1	rese			, <u> </u>		, 			1	D3	1	· ·	<u> </u>
				1000								01	L			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		CID	3	R	0	0xB1		PrimeCe vides sof			-	eriphera	l identific	cation sy	stem.

# 13 Inter-Integrated Circuit (I<sup>2</sup>C) Interface


The Inter-Integrated Circuit ( $I^2C$ ) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL), and interfaces to external  $I^2C$  devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The  $I^2C$  bus may also be used for system testing and diagnostic purposes in product development and manufacture. The LM3S328 microcontroller includes one  $I^2C$  module, providing the ability to interact (both send and receive) with other  $I^2C$  devices on the bus.

The Stellaris<sup>®</sup> I<sup>2</sup>C interface has the following features:

- Devices on the I<sup>2</sup>C bus can be designated as either a master or a slave
  - Supports both sending and receiving data as either a master or a slave
  - Supports simultaneous master and slave operation
- Four I<sup>2</sup>C modes
  - Master transmit
  - Master receive
  - Slave transmit
  - Slave receive
- Two transmission speeds: Standard (100 Kbps) and Fast (400 Kbps)
- Master and slave interrupt generation
  - Master generates interrupts when a transmit or receive operation completes (or aborts due to an error)
  - Slave generates interrupts when data has been sent or requested by a master
- Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode

## 13.1 Block Diagram

Figure 13-1. I<sup>2</sup>C Block Diagram



## 13.2 Signal Description

Table 13-1 on page 439 lists the external signals of the I<sup>2</sup>C interface and describes the function of each. The I<sup>2</sup>C interface signals are alternate functions for some GPIO signals and default to be GPIO signals at reset., with the exception of the I2C0SCL and I2CSDA pins which default to the I<sup>2</sup>C function. The column in the table below titled "Pin Assignment" lists the possible GPIO pin placements for the I<sup>2</sup>C signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 242) should be set to choose the I<sup>2</sup>C function. Note that the I<sup>2</sup>C pins should be set to open drain using the **GPIO Open Drain Select (GPIOODR)** register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 223.

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
I2CSCL	33	I/O	OD	I <sup>2</sup> C clock.
I 2CSDA	34	I/O	OD	I <sup>2</sup> C data.


a. The TTL designation indicates the pin has TTL-compatible voltage levels.

## 13.3 Functional Description

I<sup>2</sup>C module is comprised of both master and slave functions which are implemented as separate peripherals. For proper operation, the SDA and SCL pins must be connected to bi-directional open-drain pads. A typical I<sup>2</sup>C bus configuration is shown in Figure 13-2 on page 440.

See "Inter-Integrated Circuit (I<sup>2</sup>C) Interface" on page 494 for I<sup>2</sup>C timing diagrams.






### 13.3.1 I<sup>2</sup>C Bus Functional Overview

The I<sup>2</sup>C bus uses only two signals: SDA and SCL, named I2CSDA and I2CSCL on Stellaris microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line. The bus is considered idle when both lines are High.

Every transaction on the I<sup>2</sup>C bus is nine bits long, consisting of eight data bits and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition, described in "START and STOP Conditions" on page 440) is unrestricted, but each byte has to be followed by an acknowledge bit, and data must be transferred MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

### 13.3.1.1 START and STOP Conditions


The protocol of the I<sup>2</sup>C bus defines two states to begin and end a transaction: START and STOP. A High-to-Low transition on the SDA line while the SCL is High is defined as a START condition, and a Low-to-High transition on the SDA line while SCL is High is defined as a STOP condition. The bus is considered busy after a START condition and free after a STOP condition. See Figure 13-3 on page 440.



### Figure 13-3. START and STOP Conditions


### 13.3.1.2 Data Format with 7-Bit Address

Data transfers follow the format shown in Figure 13-4 on page 441. After the START condition, a slave address is sent. This address is 7-bits long followed by an eighth bit, which is a data direction bit ( $\mathbb{R}/S$  bit in the **I2CMSA** register). A zero indicates a transmit operation (send), and a one indicates a request for data (receive). A data transfer is always terminated by a STOP condition generated by the master, however, a master can initiate communications with another device on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/send formats are then possible within a single transfer.



The first seven bits of the first byte make up the slave address (see Figure 13-5 on page 441). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the master will write (send) data to the selected slave, and a one in this position means that the master will receive data from the slave.

#### Figure 13-5. R/S Bit in First Byte




### 13.3.1.3 Data Validity

The data on the SDA line must be stable during the high period of the clock, and the data line can only change when SCL is Low (see Figure 13-6 on page 441).

### Figure 13-6. Data Validity During Bit Transfer on the I<sup>2</sup>C Bus

Figure 13-4. Complete Data Transfer with a 7-Bit Address



### 13.3.1.4 Acknowledge

All bus transactions have a required acknowledge clock cycle that is generated by the master. During the acknowledge cycle, the transmitter (which can be the master or slave) releases the SDA line. To acknowledge the transaction, the receiver must pull down SDA during the acknowledge clock cycle. The data sent out by the receiver during the acknowledge cycle must comply with the data validity requirements described in "Data Validity" on page 441.

When a slave receiver does not acknowledge the slave address, SDA must be left High by the slave so that the master can generate a STOP condition and abort the current transfer. If the master device is acting as a receiver during a transfer, it is responsible for acknowledging each transfer made by the slave. Since the master controls the number of bytes in the transfer, it signals the end of data to the slave transmitter by not generating an acknowledge on the last data byte. The slave transmitter must then release SDA to allow the master to generate the STOP or a repeated START condition.

### 13.3.1.5 Arbitration

A master may start a transfer only if the bus is idle. It's possible for two or more masters to generate a START condition within minimum hold time of the START condition. In these situations, an

arbitration scheme takes place on the SDA line, while SCL is High. During arbitration, the first of the competing master devices to place a '1' (High) on SDA while another master transmits a '0' (Low) will switch off its data output stage and retire until the bus is idle again.

Arbitration can take place over several bits. Its first stage is a comparison of address bits, and if both masters are trying to address the same device, arbitration continues on to the comparison of data bits.

### 13.3.2 Available Speed Modes

The I<sup>2</sup>C clock rate is determined by the parameters: CLK\_PRD, TIMER\_PRD, SCL\_LP, and SCL\_HP.

where:

 ${\tt CLK\_PRD}$  is the system clock period

 $SCL\_LP$  is the low phase of SCL (fixed at 6)

SCL\_HP is the high phase of SCL (fixed at 4)

TIMER\_PRD is the programmed value in the I<sup>2</sup>C Master Timer Period (I2CMTPR) register (see page 459).

The I<sup>2</sup>C clock period is calculated as follows:

```
SCL_PERIOD = 2*(1 + TIMER_PRD)*(SCL_LP + SCL_HP)*CLK_PRD
```

For example:

```
CLK_PRD = 50 ns
TIMER_PRD = 2
SCL_LP=6
SCL_HP=4
```

yields a SCL frequency of:

1/T = 333 Khz

Table 13-2 on page 442 gives examples of timer period, system clock, and speed mode (Standard or Fast).

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode
4 MHz	0x01	100 Kbps	-	-
6 MHz	0x02	100 Kbps	-	-
12.5 MHz	0x06	89 Kbps	0x01	312 Kbps
16.7 MHz	0x08	93 Kbps	0x02	278 Kbps
20 MHz	0x09	100 Kbps	0x02	333 Kbps
25 MHz	0x0C	96.2 Kbps	0x03	312 Kbps

Table 13-2. Examples of I<sup>2</sup>C Master Timer Period versus Speed Mode

### 13.3.3 Interrupts

The I<sup>2</sup>C can generate interrupts when the following conditions are observed:

Master transaction completed

- Master arbitration lost
- Master transaction error
- Slave transaction received
- Slave transaction requested

There is a separate interrupt signal for the  $I^2C$  master and  $I^2C$  slave modules. While both modules can generate interrupts for multiple conditions, only a single interrupt signal is sent to the interrupt controller.

### 13.3.3.1 I<sup>2</sup>C Master Interrupts

The I<sup>2</sup>C master module generates an interrupt when a transaction completes (either transmit or receive), when arbitration is lost, or when an error occurs during a transaction. To enable the I<sup>2</sup>C master interrupt, software must set the IM bit in the I<sup>2</sup>C Master Interrupt Mask (I2CMIMR) register. When an interrupt condition is met, software must check the ERROR and ARBLST bits in the I<sup>2</sup>C Master Control/Status (I2CMCS) register to verify that an error didn't occur during the last transaction and to ensure that arbitration has not been lost. An error condition is asserted if the last transaction wasn't acknowledged by the slave. If an error is not detected and the master has not lost arbitration, the application can proceed with the transfer. The interrupt is cleared by writing a 1 to the IC bit in the I<sup>2</sup>C Master Interrupt Clear (I2CMICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I<sup>2</sup>C Master Raw Interrupt Status (I2CMRIS) register.

### 13.3.3.2 I<sup>2</sup>C Slave Interrupts

The slave module can generate an interrupt when data has been received or requested. This interrupt is enabled by writing a 1 to the DATAIM bit in the I<sup>2</sup>C Slave Interrupt Mask (I2CSIMR) register. Software determines whether the module should write (transmit) or read (receive) data from the I<sup>2</sup>C Slave Data (I2CSDR) register, by checking the RREQ and TREQ bits of the I<sup>2</sup>C Slave Control/Status (I2CSCSR) register. If the slave module is in receive mode and the first byte of a transfer is received, the FBR bit is set along with the RREQ bit. The interrupt is cleared by writing a 1 to the DATAIC bit in the I<sup>2</sup>C Slave Interrupt Clear (I2CSICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I<sup>2</sup>C Slave Raw Interrupt Status (I2CSRIS) register.

### 13.3.4 Loopback Operation

The I<sup>2</sup>C modules can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LPBK bit in the I<sup>2</sup>C Master Configuration (I2CMCR) register. In loopback mode, the SDA and SCL signals from the master and slave modules are tied together.


### 13.3.5 Command Sequence Flow Charts

This section details the steps required to perform the various I<sup>2</sup>C transfer types in both master and slave mode.

### 13.3.5.1 I<sup>2</sup>C Master Command Sequences

The figures that follow show the command sequences available for the I<sup>2</sup>C master.










Figure 13-9. Master Burst SEND





Figure 13-10. Master Burst RECEIVE






Figure 13-11. Master Burst RECEIVE after Burst SEND






Figure 13-12. Master Burst SEND after Burst RECEIVE

### 13.3.5.2 I<sup>2</sup>C Slave Command Sequences

Figure 13-13 on page 450 presents the command sequence available for the I<sup>2</sup>C slave.





## 13.4 Initialization and Configuration

The following example shows how to configure the  $I^2C$  module to send a single byte as a master. This assumes the system clock is 20 MHz.

- 1. Enable the I<sup>2</sup>C clock by writing a value of 0x0000.1000 to the **RCGC1** register in the System Control module.
- 2. Enable the clock to the appropriate GPIO module via the RCGC2 register in the System Control module.
- **3.** In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. Also, be sure to enable the same pins for Open Drain operation.
- 4. Initialize the I<sup>2</sup>C Master by writing the I2CMCR register with a value of 0x0000.0020.
- 5. Set the desired SCL clock speed of 100 Kbps by writing the I2CMTPR register with the correct value. The value written to the I2CMTPR register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

TPR = (System Clock / (2 \* (SCL\_LP + SCL\_HP) \* SCL\_CLK)) - 1; TPR = (20MHz / (2 \* (6 + 4) \* 100000)) - 1; TPR = 9

Write the I2CMTPR register with the value of 0x0000.0009.

- 6. Specify the slave address of the master and that the next operation will be a Send by writing the **I2CMSA** register with a value of 0x0000.0076. This sets the slave address to 0x3B.
- 7. Place data (byte) to be sent in the data register by writing the **I2CMDR** register with the desired data.
- 8. Initiate a single byte send of the data from Master to Slave by writing the I2CMCS register with a value of 0x0000.0007 (STOP, START, RUN).
- 9. Wait until the transmission completes by polling the I2CMCS register's BUSBSY bit until it has been cleared.

### 13.5 Register Map

Table 13-3 on page 451 lists the  $I^2C$  registers. All addresses given are relative to the  $I^2C$  base addresses for the master and slave:

I<sup>2</sup>C 0: 0x4002.0000

Note that the  $I^2C$  module clock must be enabled before the registers can be programmed (see page 192). There must be a delay of 3 system clocks after the  $I^2C$  module clock is enabled before any  $I^2C$  module registers are accessed.

The hw\_i2c.h file in the StellarisWare<sup>®</sup> Driver Library uses a base address of 0x800 for the I<sup>2</sup>C slave registers. Be aware when using registers with offsets between 0x800 and 0x818 that StellarisWare uses an offset between 0x000 and 0x018 with the slave base address.

 Table 13-3. Inter-Integrated Circuit (I<sup>2</sup>C) Interface Register Map

Offset	Name	Туре	Reset	Description	See page
I <sup>2</sup> C Maste	r				
0x000	I2CMSA	R/W	0x0000.0000	I2C Master Slave Address	453
0x004	I2CMCS	R/W	0x0000.0000	I2C Master Control/Status	454
0x008	I2CMDR	R/W	0x0000.0000	I2C Master Data	458
0x00C	I2CMTPR	R/W	0x0000.0001	I2C Master Timer Period	459
0x010	I2CMIMR	R/W	0x0000.0000	I2C Master Interrupt Mask	460
0x014	I2CMRIS	RO	0x0000.0000	I2C Master Raw Interrupt Status	461
0x018	I2CMMIS	RO	0x0000.0000	I2C Master Masked Interrupt Status	462
0x01C	I2CMICR	WO	0x0000.0000	I2C Master Interrupt Clear	463
0x020	I2CMCR	R/W	0x0000.0000	I2C Master Configuration	464

Offset	Name	Туре	Reset	Description	See page
I <sup>2</sup> C Slave					
0x800	I2CSOAR	R/W	0x0000.0000	I2C Slave Own Address	466
0x804	I2CSCSR	RO	0x0000.0000	I2C Slave Control/Status	467
0x808	I2CSDR	R/W	0x0000.0000	I2C Slave Data	469
0x80C	I2CSIMR	R/W	0x0000.0000	I2C Slave Interrupt Mask	470
0x810	I2CSRIS	RO	0x0000.0000	I2C Slave Raw Interrupt Status	471
0x814	I2CSMIS	RO	0x0000.0000	I2C Slave Masked Interrupt Status	472
0x818	I2CSICR	WO	0x0000.0000	I2C Slave Interrupt Clear	473

### Table 13-3. Inter-Integrated Circuit (I<sup>2</sup>C) Interface Register Map (continued)

## **13.6** Register Descriptions (I<sup>2</sup>C Master)

The remainder of this section lists and describes the  $I^2C$  master registers, in numerical order by address offset. See also "Register Descriptions ( $I^2C$  Slave)" on page 465.

## Register 1: I<sup>2</sup>C Master Slave Address (I2CMSA), offset 0x000

This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Send (Low).

I2C Master Slave Address (I2CMSA)

I2C 0 base: 0x4002.0000 Offset 0x000 Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1			1		rese	rved				1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	1	rese	rved	1						SA	1	1	I	R/S
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:1	SA	R/W	0	I <sup>2</sup> C Slave Address This field specifies bits A6 through A0 of the slave address.
0	R/S	R/W	0	Receive/Send The $R/S$ bit specifies if the next operation is a Receive (High) or Send (Low).

Value Description

- Send. 0
- Receive. 1

### Register 2: I<sup>2</sup>C Master Control/Status (I2CMCS), offset 0x004

This register accesses four control bits when written, and accesses seven status bits when read.

The status register consists of seven bits, which when read determine the state of the I<sup>2</sup>C bus controller.

The control register consists of four bits: the RUN, START, STOP, and ACK bits. The START bit causes the generation of the START, or REPEATED START condition.

The STOP bit determines if the cycle stops at the end of the data cycle, or continues on to a burst. To generate a single send cycle, the  $I^2C$  Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is set to 0, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the I2CMDR register. When the  $I^2C$  module operates in Master receiver mode, the ACK bit must be set normally to logic 1. This causes the  $I^2C$  bus controller to send an acknowledge automatically after each byte. This bit must be reset when the  $I^2C$  bus controller requires no further data to be sent from the slave transmitter.

### Reads

#### I2C Master Control/Status (I2CMCS)

I2C 0 base: 0x4002.0000

Offset 0x004 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[		1	1	1			1 1	rese	rved	1 1		1	1	1	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	1	1	reserved					BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription									
	31:7		reserv	reserved RO 0x00 Software should not rely on the value of compatibility with future products, the value of preserved across a read-modify-write op							value of	a reserv	•					
	6		BUSE	BSY	R	0	0	This othe	•	he bus is			cts, the value of a reserved bit should I					
	5		IDL	E	R	0	0		bit spe	cifies the ne control			ate. If se	t, the cor	ntroller is	idle;		
	4		ARBL	.ST	R	0	0	This	•	_ost cifies the otherwise				-	e control	ler lost		

Bit/Field	Name	Туре	Reset	Description
3	DATACK	RO	0	Acknowledge Data This bit specifies the result of the last data operation. If set, the transmitted data was not acknowledged; otherwise, the data was acknowledged.
2	ADRACK	RO	0	Acknowledge Address
				This bit specifies the result of the last address operation. If set, the transmitted address was not acknowledged; otherwise, the address was acknowledged.
1	ERROR	RO	0	Error
				This bit specifies the result of the last bus operation. If set, an error occurred on the last operation; otherwise, no error was detected. The error can be from the slave address not being acknowledged or the transmit data not being acknowledged.
0	BUSY	RO	0	l <sup>2</sup> C Busy
				This bit specifies the state of the controller. If set, the controller is busy; otherwise, the controller is idle. When the BUSY bit is set, the other status bits are not valid.

### Writes

#### I2C Master Control/Status (I2CMCS)

I2C 0 base: 0x4002.0000 Offset 0x004 Type WO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				ſ	rese	rved	[						
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1		rese	rved	1		[	r	[	ACK	STOP	START	RUN
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:4	reserved	WO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	ACK	WO	0	Data Acknowledge Enable
				When set, causes received data byte to be acknowledged automatically by the master. See field decoding in Table 13-4 on page 456.
2	STOP	WO	0	Generate STOP
				When set, causes the generation of the STOP condition. See field decoding in Table 13-4 on page 456.
1	START	WO	0	Generate START
				When set, causes the generation of a START or repeated START condition. See field decoding in Table 13-4 on page 456.

Bit/Field	Name	Туре	Reset	Description
0	RUN	WO	0	I <sup>2</sup> C Master Enable When set, allows the master to send or receive data. See field decoding in Table 13-4 on page 456.

### Table 13-4. Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)

Current State	I2CMSA[0]		I2CMC	S[3:0]		Description
State	R/S	ACK	STOP	START	RUN	Description
	0	X <sup>a</sup>	0	1	1	START condition followed by SEND (master goes to the Master Transmit state).
	0	х	1	1	1	START condition followed by a SEND and STOP condition (master remains in Idle state).
	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK (master goes to the Master Receive state).
Idle	1	0	1	1	1	START condition followed by RECEIVE and STOP condition (master remains in Idle state).
	1	1	0	1	1	START condition followed by RECEIVE (master goes to the Master Receive state).
	1	1	1	1	1	Illegal.
	All other co	mbination	s not listed	are non-op	erations.	NOP.
	х	х	0	0	1	SEND operation (master remains in Master Transmit state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state).
	Х	х	1	0	1	SEND followed by STOP condition (master goes to Idle state).
	0	х	0	1	1	Repeated START condition followed by a SEND (master remains in Master Transmit state).
Master	0	х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
Transmit	1	0	0	1	1	Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state).
	1	0	1	1	1	Repeated START condition followed by a SEND and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master goes to Master Receive state).
	1	1	1	1	1	Illegal.
	All other co	mbination	s not listed	are non-op	perations.	NOP.

	I2CMSA[0]		I2CMC	S[3:0]		Description
State	R/S	ACK	STOP	START	RUN	- Description
	х	0	0	0	1	RECEIVE operation with negative ACK (master remains in Master Receive state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state). <sup>b</sup>
	Х	0	1	0	1	RECEIVE followed by STOP condition (master goes to Idle state).
	Х	1	0	0	1	RECEIVE operation (master remains in Master Receive state).
Master Receive	Х	1	1	0	1	Illegal.
	1	0	0	1	1	Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state).
	1	0	1	1	1	Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master remains in Master Receive state).
	0	х	0	1	1	Repeated START condition followed by SEND (master goes to Master Transmit state).
-	0	х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	All other co	mbination	s not listed	are non-op	erations.	NOP.

### Table 13-4. Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3) (continued)

a. An X in a table cell indicates the bit can be 0 or 1.

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.

## Register 3: I<sup>2</sup>C Master Data (I2CMDR), offset 0x008

Important: This register is read-sensitive. See the register description for details.

This register contains the data to be transmitted when in the Master Transmit state, and the data received when in the Master Receive state.

I2C 0 Offse	base: 0x t 0x008	Data (I 4002.000 et 0x0000		R)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	1			1	1 1	rese	rved	I	<b>i</b> 1		1	1	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ĺ			1	rese	rved		1 1					DA	TA	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ	ucts, the	RO       RO <th< td=""><td></td></th<>			
	7:0		DAT	A	R/	W	0x00		a Transfe a transfe		ng trans	action.				

## Register 4: I<sup>2</sup>C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock.

#### Caution – Take care not to set bit 7 when accessing this register as unpredictable behavior can occur.

#### I2C Master Timer Period (I2CMTPR)

I2C 0 base: 0x4002.0000 Offset 0x00C Type R/W, reset 0x0000.0001

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,	01 0/1000	0.000.														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1		· ·		1 1	rese	erved	1	1	1			,		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1		reserved						1	1	TPR	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 1	
E	Bit/Field		Nam	ie	Ту	be	Reset	Des	cription								
	31:7		reser	/ed	R	С	0x00	com	npatibility	with fut	ure prod	ucts, the	value of	a reserv	•		
	6:0		TPF	२	R/	0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0											
								SCL_PRD = 2*(1 + TPR)*(SCL_LP + SCL_HP)*CLK_PRD									

where:

 $SCL\_PRD$  is the SCL line period (I<sup>2</sup>C clock).

TPR is the Timer Period register value (range of 1 to 127).

 $SCL_LP$  is the SCL Low period (fixed at 6).

SCL\_HP is the SCL High period (fixed at 4).

## Register 5: I<sup>2</sup>C Master Interrupt Mask (I2CMIMR), offset 0x010

This register controls whether a raw interrupt is promoted to a controller interrupt.

I2C 0 Offse	Master base: 0x t 0x010 R/W, res	4002.000	-	(I2CM	IMR)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1			1 1	rese	erved		1	1	1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15       14       13       12       11       10       9       8       7       6       5       4       3       2       1       0         Image: Strain of the str													IM		
Type Reset																
	Bit/Field	Ū	Nam		U Ty		Reset		cription	0	Ū	Ū	Ū	0	Ū	Ū
	31:1		reser	ved	R	0	0x00	com		with fut	ure prod	ucts, the	value of	a reserv	•	
	0		IM		R/	W	0	Inte	rrupt Ma	sk						
														RO RO 0 0 2 1 RO RO 0 0 erved bit. To provid		

otherwise, the interrupt is masked.

## Register 6: I<sup>2</sup>C Master Raw Interrupt Status (I2CMRIS), offset 0x014

This register specifies whether an interrupt is pending.

I2C Master Raw Interrupt Status (I2CMRIS)

I2C 0 base: 0x4002.0000 Offset 0x014 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved					1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		T		· · · · ·		1 1	reserved	1 1 1		ſ	r		1	r	RIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Ту	be	Reset	Des	cription							
	31:1		reserv	ved	R	C	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	0		RIS	8	R	C	0	This	v Interrup bit spec ter block	ifies the	raw inte	•			0,	

not pending.

I2C Master Masked Interrupt Status (I2CMMIS)

I2C 0 base: 0x4002.0000

## Register 7: I<sup>2</sup>C Master Masked Interrupt Status (I2CMMIS), offset 0x018

This register specifies whether an interrupt was signaled.

	et 0x018 RO, rese	et 0x0000	.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	, , ,		1 1	rese	rved		1	1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	, ,		· ·	reserved	, , , , , , , , , , , , , , , , , , ,		1	RO       RO <th< td=""><td>MIS</td></th<>			MIS	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	<sup>0</sup> Bit/Field	0	0 Nam	0 ne	o Tyj	0 De	0 Reset	0 Des	0 cription	0	0	U	U	U	U	0
	31:1		reser	ved	R	C	0x00	com	patibility	with fut	ure prod	ucts, the	value of	a reser		
	0		MIS	S	R	C	0		sked Inter bit speci	•		rupt state	e (after m	nasking)	of the I <sup>2</sup> 0	Cmaster

This bit specifies the raw interrupt state (after masking) of the  $I^2C$  master block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

read of this register returns no meaningful data.

## Register 8: I<sup>2</sup>C Master Interrupt Clear (I2CMICR), offset 0x01C

This register clears the raw interrupt.

I2C Master Interrupt Clear (I2CMICR)

I2C 0 Offse	) base: 0x et 0x01C WO, rese	4002.00		(1201011												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	г <u>г</u>		T	rese	rved	[		1	1 1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	г г 1		1	reserved	1			1	ı – – – –		1	IC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Name		Туре		Reset	Des	Description							
31:1			reser	RO		0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.									
	0		IC		W	0	0	Inter	rrupt Cle	ar						
											0		w interru no affect			ears the state. A

## Register 9: I<sup>2</sup>C Master Configuration (I2CMCR), offset 0x020

I2C Master Configuration (I2CMCR)

This register configures the mode (Master or Slave) and sets the interface for test mode loopback.

	R/W, rese				<b>07</b>		05						40	40		10	
ſ	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
l								rese	1								
Type leset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[					rese	rved	1 1				SFE	MFE		reserved		LPBK	
Type eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription								
	31:6 reserved		ved	R	0	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.										
	5 SFE		R/	W	0	I <sup>2</sup> C Slave Function Enable This bit specifies whether the interface may operate in Slave mo set, Slave mode is enabled; otherwise, Slave mode is disabled.											
	4		MFE			W	0	I <sup>2</sup> C Master Function Enable									
								This bit specifies whether the interface may operate in Mas set, Master mode is enabled; otherwise, Master mode is d the interface clock is disabled.									
	3:1		reserved			0	0x00	Software should not rely on the value of a reserved bit. To pro- compatibility with future products, the value of a reserved bit sh preserved across a read-modify-write operation.									
	0		LPB	К	R/	W	0	l <sup>2</sup> C	Loopbac	k							
								Loo	back m	ode. If s	et, the d	evice is p	out in a t	rating nor est mode normally.	loopba		

# 13.7 Register Descriptions (I<sup>2</sup>C Slave)

The remainder of this section lists and describes the  $I^2C$  slave registers, in numerical order by address offset. See also "Register Descriptions ( $I^2C$  Master)" on page 452.

I2C Slave Own Address (I2CSOAR)

## Register 10: I<sup>2</sup>C Slave Own Address (I2CSOAR), offset 0x800

This register consists of seven address bits that identify the Stellaris I<sup>2</sup>C device on the I<sup>2</sup>C bus.

Offse	base: 0x t 0x800 R/W, rese																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[									reserved									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1			reserved				1				OAR		1	'		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription									
31:7			reserv	/ed	R	RO 0x00		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
	6:0		OAF	۲	R/	W	0x00		Slave Ov s field sp			rough A0	) of the s	lave ado	Iress.			

June 18, 2012

## Register 11: I<sup>2</sup>C Slave Control/Status (I2CSCSR), offset 0x804

This register accesses one control bit when written, and three status bits when read.

The read-only Status register consists of three bits: the FBR, RREQ, and TREQ bits. The First Byte Received (FBR) bit is set only after the Stellaris device detects its own slave address and receives the first data byte from the l<sup>2</sup>C master. The Receive Request (RREQ) bit indicates that the Stellaris l<sup>2</sup>C device has received a data byte from an l<sup>2</sup>C master. Read one data byte from the l<sup>2</sup>C Slave Data (I2CSDR) register to clear the RREQ bit. The Transmit Request (TREQ) bit indicates that the Stellaris l<sup>2</sup>C device is addressed as a Slave Transmitter. Write one data byte into the l<sup>2</sup>C Slave Data (I2CSDR) register to clear the TREQ bit.

The write-only Control register consists of one bit: the DA bit. The DA bit enables and disables the Stellaris  $I^2C$  slave operation.

### Reads

ype	RO, reset 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	r		1 1			r	, ,	reserv	ved	1	1				I	I
be et	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		•			1	reserved			1				FBR	TREQ	RREC
oe et	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	e	Ту	ре	Reset	Desc	ription							
	31:3 reserved		ved	R	0	0x00	Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation.						. To prov	/ide		
						•		comp	oatibility	/ with futu	ure produ	ucts, the	value of	a reserv		
	2		FBF		R		0	comp prese	patibility erved a	/ with futu	ure produ	ucts, the	value of	a reserv		
	2		FBF		R			comp prese First Indica This I	batibility erved a Byte Re ates tha bit is on	/ with futu cross a r	ure produ ead-mod byte foll hen the I	ucts, the lify-write owing the RREQ bit	value of operation e slave's is set, an	a reserv on. own add d is auto	ved bit sh Iress is re	nould b eceive
	2		FBF		R			comp prese First Indica This I	Byte Reates that bit is on the data h	<ul> <li>with futu</li> <li>cross a r</li> <li>eceived</li> <li>at the first</li> <li>ly valid w</li> </ul>	byte foll- ben the read fro	ucts, the lify-write owing the RREQ bit m the <b>I2</b> 0	value of operation e slave's is set, an <b>CSDR</b> re	a reserv on. own ado d is auto gister.	ved bit sh Iress is re matically	nould b eceive
	2		FBF	2	R	0		comp prese First Indica This I when <b>Note</b>	Byte Reates that bit is on the data h	y with futu cross a r eceived at the first ly valid w has been his bit is r	byte foll- hen the read fro	ucts, the lify-write owing the RREQ bit m the <b>I2</b> 0	value of operation e slave's is set, an <b>CSDR</b> re	a reserv on. own ado d is auto gister.	ved bit sh Iress is re matically	nould b eceived
				2		0	0	comp prese First Indica This I when <b>Note</b> Trans This trans trans been	batibility erved a Byte R ates tha bit is on h data h c: TI smit Re bit spec mit req mitter a	v with futu cross a r eceived at the first ly valid w as been his bit is i equest cifies the uests. If and uses to the <b>12</b>	byte folline ad-moc	ucts, the lify-write owing the REQ bit in the I20 for slave the I <sup>2</sup> C s $^{2}$ C unit h retching to	value of operation e slave's is set, an <b>CSDR</b> re- e transmo- slave with has been to delay	a reserv on. own add d is auto gister. it operat h regard address the mas	red bit sh Iress is re matically ions. s to outs sed as a ter until c	eceive cleare standir slave data ha

#### Writes

#### I2C Slave Control/Status (I2CSCSR)

I2C 0 base: 0x4002.0000 Offset 0x804 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1		1	1	rese	rved					1	[	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1		1	1	reserved		l			1	1		DA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	WO 0
F	Rit/Fiold		Nan	10	TV	ne	Posot	Des	cription							

Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	DA	WO	0	Device Active

Value Description

- Disables the I<sup>2</sup>C slave operation. 0
- Enables the I<sup>2</sup>C slave operation. 1

Once this bit has been set, it should not be set again unless it has been cleared by writing a 0 or by a reset, otherwise transfer failures may occur.

# Register 12: I<sup>2</sup>C Slave Data (I2CSDR), offset 0x808

Important: This register is read-sensitive. See the register description for details.

This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.

I2C 0 Offse	) base: 0x et 0x808	Data (I2 4002.000 et 0x0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			<del>т т</del>	rese	rved		1	1	1	<b></b>	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ï	1	rese	rved		i i				Î	D/	ATA		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	be	Reset	Des	cription							
	31:8		reserved		RO		0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.							
	7:0		DAT	R/	W	0x0	This	a for Trai field cor ration.		e data foi	r transfer	during a	slave re	ceive or	transmit	

I2C Slave Interrupt Mask (I2CSIMR)

# Register 13: I<sup>2</sup>C Slave Interrupt Mask (I2CSIMR), offset 0x80C

This register controls whether a raw interrupt is promoted to a controller interrupt.

Offse	base: 0x t 0x80C R/W, res															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	Ĩ	1	1	1	1 1	rese	rved	1	1	I	1	Ì	i	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	1	Î	1 1	reserved	1	1	1	I	1	i I	ſ	DATAIM
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Name		Ту	ре	Reset	Des	cription							
	31:1		resei	rved	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	vide hould be
	0	0	DATAIM		R	W	0	Data Interrupt Mask								
											raw inter	•			nd data	

This bit controls whether the raw interrupt for data received and data requested is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

is pending; otherwise, an interrupt is not pending.

# Register 14: I<sup>2</sup>C Slave Raw Interrupt Status (I2CSRIS), offset 0x810

This register specifies whether an interrupt is pending.

I2C Slave Raw Interrupt Status (I2CSRIS)

I2C 0 base: 0x4002.0000 Offset 0x810 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1	rese	rved	I				ſ	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	•			•	reserved		1					1	DATARIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription							
	31:1		reser	ved	R	0	0x00	com	patibility	with futu	ure produ	he value ucts, the dify-write	value of	a reserv	•	vide hould be
	0		DATA	RIS	R	0	0	Data	a Raw In	terrupt S	Status					
												rrupt sta of the I <sup>2</sup> (				

I2C Slave Masked Interrupt Status (I2CSMIS)

# Register 15: I<sup>2</sup>C Slave Masked Interrupt Status (I2CSMIS), offset 0x814

This register specifies whether an interrupt was signaled.

Offse	base: 0x t 0x814 RO, rese				,	,										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		i	1	I	r r 1		т т	rese	rved	I	I	1	1	I	i	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1	1	г г 1		т т	reserved		[	1	1		r	1	DATAMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field Nar		Nam	ne	Туре		Reset	Des	cription							
	31:1		reserv	ved	R	C	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	vide hould be
	0		DATA	MIS	R	С	0	Data	a Maske	d Interru	pt Status	3				
																equested signaled;

cleared.

otherwise, an interrupt has not been generated since the bit was last

June 18, 2012

it has no effect on the DATARIS bit value.

# Register 16: I<sup>2</sup>C Slave Interrupt Clear (I2CSICR), offset 0x818

I2C Slave Interrupt Clear (I2CSICR)

This register clears the raw interrupt. A read of this register returns no meaningful data.


Offse	t 0x818	(4002.000 et 0x0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		1	1	I	1		1 1	rese	rved	I	I	1	r 1		I	Î.
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	Ì	î	) 		1 1	reserved	1	I		Ì	r 1		Î	DATAIC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	8it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:1		reserv	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	vide hould be
	0		DATAIC		WO		0	This	Data Interrupt Clear This bit controls the clearing of the raw interrupt for data rece data requested. When set, it clears the DATARIS interrupt bit; c							

June 18, 2012

# 14 Pin Diagram

The LM3S328 microcontroller pin diagrams are shown below.

Figure 14-1. 48-Pin QFP Package Pin Diagram



# 15 Signal Tables

**Important:** All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register. All digital inputs are Schmitt triggered.

- Signals by Pin Number
- Signals by Signal Name
- Signals by Function, Except for GPIO
- GPIO Pins and Alternate Functions
- Connections for Unused Signals

# 15.1 Signals by Pin Number

Table 15-1. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
1	ADC0	I	Analog	Analog-to-digital converter input 0.
2	ADC1	l	Analog	Analog-to-digital converter input 1.
3	ADC2	I	Analog	Analog-to-digital converter input 2.
4	ADC3	I	Analog	Analog-to-digital converter input 3.
5	RST	I	TTL	System reset input.
6	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu\text{F}$ or greater.
7	VDD	-	Power	Positive supply for I/O and some logic.
8	GND	-	Power	Ground reference for logic and I/O pins.
9	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.
10	OSC1	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
11	PC7	I/O	TTL	GPIO port C bit 7.
11	CCP4	I/O	TTL	Capture/Compare/PWM 4.
12	PC6	I/O	TTL	GPIO port C bit 6.
12	CCP3	I/O	TTL	Capture/Compare/PWM 3.
13	PC5	I/O	TTL	GPIO port C bit 5.
13	CCP1	I/O	TTL	Capture/Compare/PWM 1.
14	PC4	I/O	TTL	GPIO port C bit 4.
15	VDD	-	Power	Positive supply for I/O and some logic.
16	GND	-	Power	Ground reference for logic and I/O pins.
17	PA0	I/O	TTL	GPIO port A bit 0.
17	UORx	I	TTL	UART module 0 receive.
18	PA1	I/O	TTL	GPIO port A bit 1.
10	UOTx	0	TTL	UART module 0 transmit.
19	PA2	I/O	TTL	GPIO port A bit 2.
19	SSIClk	I/O	TTL	SSI clock.

Table 15-1. Signal	s by Pin	Number	(continued)
--------------------	----------	--------	-------------

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
	PA3	I/O	TTL	GPIO port A bit 3.
20	SSIFss	I/O	TTL	SSI frame.
0.1	PA4	I/O	TTL	GPIO port A bit 4.
21	SSIRx	I	TTL	SSI receive.
	PA5	I/O	TTL	GPIO port A bit 5.
22 —	SSITx	0	TTL	SSI transmit.
23	VDD	-	Power	Positive supply for I/O and some logic.
24	GND	-	Power	Ground reference for logic and I/O pins.
25	PD0	I/O	TTL	GPIO port D bit 0.
26	PD1	I/O	TTL	GPIO port D bit 1.
27	PD2	I/O	TTL	GPIO port D bit 2.
27	UlRx	I	TTL	UART module 1 receive.
28	PD3	I/O	TTL	GPIO port D bit 3.
20	UlTx	0	TTL	UART module 1 transmit.
20	PB0	I/O	TTL	GPIO port B bit 0.
29 —	CCP0	I/O	TTL	Capture/Compare/PWM 0.
30	PB1	I/O	TTL	GPIO port B bit 1.
30	CCP2	I/O	TTL	Capture/Compare/PWM 2.
31	GND	-	Power	Ground reference for logic and I/O pins.
32	VDD	-	Power	Positive supply for I/O and some logic.
33 —	PB2	I/O	TTL	GPIO port B bit 2.
33	12CSCL	I/O	OD	I <sup>2</sup> C clock.
34	PB3	I/O	TTL	GPIO port B bit 3.
34	I2CSDA	I/O	OD	I <sup>2</sup> C data.
35	PE0	I/O	TTL	GPIO port E bit 0.
36	PE1	I/O	TTL	GPIO port E bit 1.
	PC3	I/O	TTL	GPIO port C bit 3.
37	SWO	0	TTL	JTAG TDO and SWO.
	TDO	0	TTL	JTAG TDO and SWO.
38 —	PC2	I/O	TTL	GPIO port C bit 2.
30	TDI	I	TTL	JTAG TDI.
	PC1	I/O	TTL	GPIO port C bit 1.
39	SWDIO	I/O	TTL	JTAG TMS and SWDIO.
	TMS	I/O	TTL	JTAG TMS and SWDIO.
	PC0	I/O	TTL	GPIO port C bit 0.
40	SWCLK	I	TTL	JTAG/SWD CLK.
	TCK	I	TTL	JTAG/SWD CLK.
41	PB7	I/O	TTL	GPIO port B bit 7.
41	TRST	I	TTL	JTAG TRST.
42	PB6	I/O	TTL	GPIO port B bit 6.

Table 15-1.	Table 15-1. Signals by Pin Number (continued)											
Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description								
43	PB5	I/O	TTL	GPIO port B bit 5.								
75	CCP5	I/O	TTL	Capture/Compare/PWM 5.								
44	PB4	I/O	TTL	GPIO port B bit 4.								
45	ADC7	I	Analog	Analog-to-digital converter input 7.								
46	ADC6	I	Analog	Analog-to-digital converter input 6.								
47	ADC5	I	Analog	Analog-to-digital converter input 5.								
48	ADC4	I	Analog	Analog-to-digital converter input 4.								

Tal

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

#### Signals by Signal Name 15.2

Table 15-2. Signals by Signal Name

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
ADC0	1	I	Analog	Analog-to-digital converter input 0.
ADC1	2	I	Analog	Analog-to-digital converter input 1.
ADC2	3	I	Analog	Analog-to-digital converter input 2.
ADC3	4	I	Analog	Analog-to-digital converter input 3.
ADC4	48	I	Analog	Analog-to-digital converter input 4.
ADC5	47	I	Analog	Analog-to-digital converter input 5.
ADC6	46	I	Analog	Analog-to-digital converter input 6.
ADC7	45	I	Analog	Analog-to-digital converter input 7.
CCP0	29	I/O	TTL	Capture/Compare/PWM 0.
CCP1	13	I/O	TTL	Capture/Compare/PWM 1.
CCP2	30	I/O	TTL	Capture/Compare/PWM 2.
CCP3	12	I/O	TTL	Capture/Compare/PWM 3.
CCP4	11	I/O	TTL	Capture/Compare/PWM 4.
CCP5	43	I/O	TTL	Capture/Compare/PWM 5.
GND	8 16 24 31	-	Power	Ground reference for logic and I/O pins.
I2CSCL	33	I/O	OD	I <sup>2</sup> C clock.
I2CSDA	34	I/O	OD	I <sup>2</sup> C data.
LDO	6	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu F$ or greater.
OSC0	9	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	10	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
PAO	17	I/O	TTL	GPIO port A bit 0.
PA1	18	I/O	TTL	GPIO port A bit 1.
PA2	19	I/O	TTL	GPIO port A bit 2.
PA3	20	I/O	TTL	GPIO port A bit 3.

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
PA4	21	I/O	TTL	GPIO port A bit 4.
PA5	22	I/O	TTL	GPIO port A bit 5.
PB0	29	I/O	TTL	GPIO port B bit 0.
PB1	30	I/O	TTL	GPIO port B bit 1.
PB2	33	I/O	TTL	GPIO port B bit 2.
PB3	34	I/O	TTL	GPIO port B bit 3.
PB4	44	I/O	TTL	GPIO port B bit 4.
PB5	43	I/O	TTL	GPIO port B bit 5.
PB6	42	I/O	TTL	GPIO port B bit 6.
PB7	41	I/O	TTL	GPIO port B bit 7.
PCO	40	I/O	TTL	GPIO port C bit 0.
PC1	39	I/O	TTL	GPIO port C bit 1.
PC2	38	I/O	TTL	GPIO port C bit 2.
PC3	37	I/O	TTL	GPIO port C bit 3.
PC4	14	I/O	TTL	GPIO port C bit 4.
PC5	13	I/O	TTL	GPIO port C bit 5.
PC6	12	I/O	TTL	GPIO port C bit 6.
PC7	11	I/O	TTL	GPIO port C bit 7.
PDO	25	I/O	TTL	GPIO port D bit 0.
PD1	26	I/O	TTL	GPIO port D bit 1.
PD2	27	I/O	TTL	GPIO port D bit 2.
PD3	28	I/O	TTL	GPIO port D bit 3.
PEO	35	I/O	TTL	GPIO port E bit 0.
PE1	36	I/O	TTL	GPIO port E bit 1.
RST	5	I	TTL	System reset input.
SSIClk	19	I/O	TTL	SSI clock.
SSIFss	20	I/O	TTL	SSI frame.
SSIRx	21	I	TTL	SSI receive.
SSITx	22	0	TTL	SSI transmit.
SWCLK	40	Ι	TTL	JTAG/SWD CLK.
SWDIO	39	I/O	TTL	JTAG TMS and SWDIO.
SWO	37	0	TTL	JTAG TDO and SWO.
TCK	40	I	TTL	JTAG/SWD CLK.
TDI	38	I	TTL	JTAG TDI.
TDO	37	0	TTL	JTAG TDO and SWO.
TMS	39	I/O	TTL	JTAG TMS and SWDIO.
TRST	41	I	TTL	JTAG TRST.
UORx	17	I	TTL	UART module 0 receive.
UOTx	18	0	TTL	UART module 0 transmit.
UlRx	27	I	TTL	UART module 1 receive.
UlTx	28	0	TTL	UART module 1 transmit.

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
VDD	7 15 23 32	-	Power	Positive supply for I/O and some logic.

### Table 15-2. Signals by Signal Name (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 15.3 Signals by Function, Except for GPIO

### Table 15-3. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	ADC0	1	I	Analog	Analog-to-digital converter input 0.
	ADC1	2	I	Analog	Analog-to-digital converter input 1.
	ADC2	3	I	Analog	Analog-to-digital converter input 2.
100	ADC3	4	I	Analog	Analog-to-digital converter input 3.
ADC	ADC4	48	I	Analog	Analog-to-digital converter input 4.
	ADC5	47	I	Analog	Analog-to-digital converter input 5.
	ADC6	46	I	Analog	Analog-to-digital converter input 6.
	ADC7	45	I	Analog	Analog-to-digital converter input 7.
	CCP0	29	I/O	TTL	Capture/Compare/PWM 0.
	CCP1	13	I/O	TTL	Capture/Compare/PWM 1.
General-Purpose	CCP2	30	I/O	TTL	Capture/Compare/PWM 2.
Timers	CCP3	12	I/O	TTL	Capture/Compare/PWM 3.
	CCP4	11	I/O	TTL	Capture/Compare/PWM 4.
	CCP5	43	I/O	TTL	Capture/Compare/PWM 5.
100	I2CSCL	33	I/O	OD	I <sup>2</sup> C clock.
12C	I2CSDA	34	I/O	OD	I <sup>2</sup> C data.
	SWCLK	40	I	TTL	JTAG/SWD CLK.
	SWDIO	39	I/O	TTL	JTAG TMS and SWDIO.
	SWO	37	0	TTL	JTAG TDO and SWO.
	TCK	40	I	TTL	JTAG/SWD CLK.
JTAG/SWD/SWO	TDI	38	I	TTL	JTAG TDI.
	TDO	37	0	TTL	JTAG TDO and SWO.
	TMS	39	I/O	TTL	JTAG TMS and SWDIO.
	TRST	41	I	TTL	JTAG TRST.
	GND	8 16 24 31	-	Power	Ground reference for logic and I/O pins.
Power	LDO	6	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater.
	VDD	7 15 23 32	-	Power	Positive supply for I/O and some logic.

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	SSIClk	19	I/O	TTL	SSI clock.
SSI	SSIFss	20	I/O	TTL	SSI frame.
331	SSIRx	21	I	TTL	SSI receive.
	SSITx	22	0	TTL	SSI transmit.
	OSC0	9	I	Analog	Main oscillator crystal input or an external clock reference input.
System Control & Clocks	OSC1	10	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
	RST	5	I	TTL	System reset input.
	UORx	17	I	TTL	UART module 0 receive.
UART	UOTx	18	0	TTL	UART module 0 transmit.
UART	UlRx	27	I	TTL	UART module 1 receive.
	UlTx	28	0	TTL	UART module 1 transmit.

#### Table 15-3. Signals by Function, Except for GPIO (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 15.4 GPIO Pins and Alternate Functions

#### Table 15-4. GPIO Pins and Alternate Functions

ю	Pin Number	Multiplexed Function	Multiplexed Function
PAO	17	UORx	
PA1	18	UOTx	
PA2	19	SSIClk	
PA3	20	SSIFss	
PA4	21	SSIRx	
PA5	22	SSITx	
PB0	29	CCP0	
PB1	30	CCP2	
PB2	33	I2CSCL	
PB3	34	I2CSDA	
PB4	44		
PB5	43	CCP5	
PB6	42		
PB7	41	TRST	
PC0	40	TCK	SWCLK
PC1	39	TMS	SWDIO
PC2	38	TDI	
PC3	37	TDO	SWO
PC4	14		
PC5	13	CCP1	
PC6	12	CCP3	
PC7	11	CCP4	
PDO	25		

10	Pin Number	Multiplexed Function	Multiplexed Function
PD1	26		
PD2	27	UlRx	
PD3	28	UlTx	
PEO	35		
PE1	36		

#### Table 15-4. GPIO Pins and Alternate Functions (continued)

# **15.5** Connections for Unused Signals

Table 15-5 on page 481 show how to handle signals for functions that are not used in a particular system implementation. Two options are shown in the table: an acceptable practice and a preferred practice for reduced power consumption and improved EMC characteristics.

Function	Signal Name	Pin Number	Acceptable Practice	Preferred Practice
ADC	ADC 0	1	NC	GNDA
	ADC1	2		
	ADC2	3		
	ADC3	4		
	ADC4	48		
	ADC5	47		
	ADC6	46		
	ADC7	45		
GPIO	All unused GPIOs	-	NC	GND
	OSC0	9	NC	GND
System	OSC1	10	NC	NC
Control	RST	5	Pull up as shown in Figure 5-1 on page 152	Connect through a capacitor to GND as close to pin as possible

Table 15-5. Connections for Unused Signals

# **16 Operating Characteristics**

#### Table 16-1. Temperature Characteristics

Characteristic	Symbol	Value	Unit
Industrial operating temperature range	T <sub>A</sub>	-40 to +85	°C
Extended operating temperature range	T <sub>A</sub>	-40 to +105	°C
Unpowered storage temperature range	T <sub>S</sub>	-65 to +150	°C

#### Table 16-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) <sup>a</sup>	Θ <sub>JA</sub>	50 (48-pin QFP)	°C/W
Junction temperature <sup>b</sup>	TJ	$T_A + (P \cdot \Theta_{JA})$	°C
Maximum junction temperature	T <sub>JMAX</sub>	115 c	°C

a. Junction to ambient thermal resistance  $\theta_{JA}$  numbers are determined by a package simulator.

b. Power dissipation is a function of temperature.

c. T<sub>JMAX</sub> calculation is based on power consumption values and conditions as specified in "Power Specifications".

### Table 16-3. ESD Absolute Maximum Ratings<sup>a</sup>

Parameter Name	Min	Nom	Мах	Unit
V <sub>ESDHBM</sub>	-	-	2.0	kV
V <sub>ESDCDM</sub>	-	-	1.0	kV
V <sub>ESDMM</sub>	-	-	100	V

a. All Stellaris parts are ESD tested following the JEDEC standard.

# **17** Electrical Characteristics

# **17.1 DC Characteristics**

# 17.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Note: The device is not guaranteed to operate properly at the maximum ratings.

#### Table 17-1. Maximum Ratings

Characteristic <sup>a</sup>	Symbol	Value	Unit
Supply voltage range (V <sub>DD</sub> )	V <sub>DD</sub>	0.0 to +3.6	V
Input voltage	V	-0.3 to 5.5	V
Input voltage for a GPIO configured as an analog input	V <sub>IN</sub>	-0.3 to V <sub>DD</sub> + 0.3	V
Maximum current for pins, excluding pins operating as GPIOs	I	100	mA
Maximum current for GPIO pins	I	100	mA
Maximum input voltage on a non-power pin when the microcontroller is unpowered	V <sub>NON</sub>	300	mV

a. Voltages are measured with respect to GND.

**Important:** This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or V<sub>DD</sub>).

# 17.1.2 Recommended DC Operating Conditions

#### Table 17-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Мах	Unit
V <sub>DD</sub>	Supply voltage	3.0	3.3	3.6	V
V <sub>IH</sub>	High-level input voltage	2.0	-	5.0	V
V <sub>IL</sub>	Low-level input voltage	-0.3	-	1.3	V
V <sub>OH</sub>	High-level output voltage	2.4	-	-	V
V <sub>OL</sub>	Low-level output voltage	-	-	0.4	V
	High-level source current, V <sub>OH</sub> =2.4 V				·
I	2-mA Drive	2.0	-	-	mA
I <sub>OH</sub>	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA
	Low-level sink current, V <sub>OL</sub> =0.4 V			-	
L.	2-mA Drive	2.0	-	-	mA
I <sub>OL</sub>	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA

# 17.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Table 17-3. LDO Regulator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
V <sub>LDOOUT</sub>	Programmable internal (logic) power supply output value	2.25	-	2.75	V
	Output voltage accuracy	-	2%	-	%
t <sub>PON</sub>	Power-on time	-	-	100	μs
t <sub>ON</sub>	Time on	-	-	200	μs
t <sub>OFF</sub>	Time off	-	-	100	μs
V <sub>STEP</sub>	V <sub>STEP</sub> Step programming incremental voltage		50	-	mV
C <sub>LDO</sub> External filter capacitor size for internal power supply		1.0	-	3.0	μF

# 17.1.4 GPIO Module Characteristics

#### Table 17-4. GPIO Module DC Characteristics

Parameter Parameter Name		Min	Nom	Max	Unit
R <sub>GPIOPU</sub>	GPIO internal pull-up resistor	50	-	110	kΩ
R <sub>GPIOPD</sub>	R <sub>GPIOPD</sub> GPIO internal pull-down resistor		-	180	kΩ
I <sub>LKG</sub>	GPIO input leakage current <sup>a</sup>	-	-	2	μA

a. The leakage current is measured with GND or V<sub>DD</sub> applied to the corresponding pin(s). The leakage of digital port pins is measured individually. The port pin is configured as an input and the pullup/pulldown resistor is disabled.

### 17.1.5 Power Specifications

The power measurements specified in the tables that follow are run on the core processor using SRAM with the following specifications (except as noted):

- V<sub>DD</sub> = 3.3 V
- Temperature = 25°C

Parameter	Parameter Name	Conditions	Nom	Max	Unit
	Run mode 1 (Flash loop)	LDO = 2.50 V	60	65	mA
		Code = while(1){} executed out of Flash			
		Peripherals = All clock-gated ON			
		System Clock = 25 MHz (with PLL)			
	Run mode 2 (Flash loop)	LDO = 2.50 V	40	45	mA
		Code = while(1){} executed out of Flash			
		Peripherals = All clock-gated OFF			
		IndicationIndicationIndicationIde 1 (Flash loop)LDO = 2.50 V6065Code = while(1){} executed out of Flash Peripherals = All clock-gated ON System Clock = 25 MHz (with PLL)6040Ide 2 (Flash loop)LDO = 2.50 V4045Code = while(1){} executed out of Flash Peripherals = All clock-gated OFF System Clock = 25 MHz (with PLL)4045Ide 1 (SRAMLDO = 2.50 V5055Code = while(1){} executed in SRAM Peripherals = All clock-gated ON System Clock = 25 MHz (with PLL)5055Ide 2 (SRAMLDO = 2.50 V5055Code = while(1){} executed in SRAM Peripherals = All clock-gated ON System Clock = 25 MHz (with PLL)3035Ide 2 (SRAMLDO = 2.50 V3035Code = while(1){} executed in SRAM Peripherals = All clock-gated OFF System Clock = 25 MHz (with PLL)1821Ide 2 (SRAMLDO = 2.50 V1821OdeLDO = 2.50 V1821			
IDD_RUN	Run mode 1 (SRAM	LDO = 2.50 V	50	55	mA
	loop)	Code = while(1){} executed in SRAM			
		Peripherals = All clock-gated ON			
		System Clock = 25 MHz (with PLL)			
	Run mode 2 (SRAM	LDO = 2.50 V	30	35	mA
	loop)	Code = while(1){} executed in SRAM			
		Peripherals = All clock-gated OFF			
		System Clock = 25 MHz (with PLL)	40     45       50     55       30     35       18     21		
IDD SLEEP	Sleep mode	LDO = 2.50 V	18	21	mA
		Peripherals = All clock-gated OFF			
		System Clock = 25 MHz (with PLL)			
IDD_DEEPSLEEP	Deep-Sleep mode	LDO = 2.25 V	950	1150	μA
_		Peripherals = All OFF			
		System Clock = MOSC/16			

Table 17-5. Detailed Power Specifications

### 17.1.6 Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
PE <sub>CYC</sub>	Number of guaranteed program/erase cycles before failure <sup>a</sup>		100,000	-	cycles
T <sub>RET</sub>	Data retention at average operating temperature of 85°C (industrial) or 105°C (extended)	10	-	-	years
T <sub>PROG</sub>	Word program time		-	-	μs
T <sub>ERASE</sub>	Page erase time	20	-	-	ms
T <sub>ME</sub>	Mass erase time	-	-	250	ms


a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

# 17.2 AC Characteristics

# 17.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.





#### 17.2.2 Clocks

#### Table 17-7. Phase Locked Loop (PLL) Characteristics

Parameter Parameter Name		Min	Nom	Max	Unit
f <sub>ref_crystal</sub>	Crystal reference <sup>a</sup>	3.579545	-	8.192	MHz
f <sub>ref_ext</sub>	External clock reference <sup>a</sup>	3.579545	-	8.192	MHz
f <sub>pll</sub>	PLL frequency <sup>b</sup>	-	200	-	MHz
T <sub>READY</sub>	PLL lock time	-	-	0.5	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

b. PLL frequency is automatically calculated by the hardware based on the XTAL field of the RCC register.

#### Table 17-8. Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f <sub>IOSC</sub>	Internal oscillator frequency	7	12	22	MHz
f <sub>MOSC</sub>	Main oscillator frequency		-	8	MHz
t <sub>MOSC_per</sub>	Main oscillator period	125	-	1000	ns
f <sub>ref_crystal_bypass</sub>	Crystal reference using the main oscillator (PLL in BYPASS mode) <sup>a</sup>	1	-	8	MHz
f <sub>ref_ext_bypass</sub>	External clock reference (PLL in BYPASS mode) <sup>a</sup>	0	-	25	MHz
f <sub>system_clock</sub>	System clock	0	-	25	MHz

a. The ADC must be clocked from the PLL or directly from a 16.667-MHz clock source to operate properly.

#### 17.2.2.1 System Clock Specifications with ADC Operation

#### Table 17-9. System Clock Characteristics with ADC Operation

Parameter	Parameter Name	Min	Nom	Max	Unit
f <sub>sysadc</sub>	System clock frequency when the ADC module is operating (when PLL is bypassed)	16	-	-	MHz

### 17.2.3 JTAG and Boundary Scan


#### Table 17-10. JTAG Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
J1	f <sub>тск</sub>	TCK operational clock frequency	0	-	10	MHz
J2	t <sub>тск</sub>	TCK operational clock period	100	-	-	ns


Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
J3	t <sub>TCK_LOW</sub>	TCK clock Low time	-	t <sub>TCK</sub> /2	-	ns
J4	t <sub>TCK_HIGH</sub>	TCK clock High time	-	t <sub>TCK</sub> /2	-	ns
J5	t <sub>TCK_R</sub>	TCK rise time	0	-	10	ns
J6	t <sub>TCK_F</sub>	TCK fall time	0	-	10	ns
J7	t <sub>TMS_SU</sub>	TMS setup time to TCK rise	20	-	-	ns
J8	t <sub>TMS_HLD</sub>	TMS hold time from TCK rise	20	-	-	ns
J9	t <sub>TDI_SU</sub>	TDI setup time to TCK rise	25	-	-	ns
J10	t <sub>TDI_HLD</sub>	TDI hold time from TCK rise	25	-	-	ns
		2-mA drive		23	35	ns
J11	TCK fall to Data	4-mA drive	1	15	26	ns
t <sub>TDO_ZDV</sub>	Valid from High-Z	8-mA drive	1 -	14	25	ns
		8-mA drive with slew rate control	]	18	29	ns
		2-mA drive		21	35	ns
J12	TCK fall to Data	4-mA drive	]	14	25	ns
t <sub>TDO_DV</sub>	Valid Horri Data	8-mA drive	] -	13	24	ns
		8-mA drive with slew rate control	]	18	28	ns
		2-mA drive		9	11	ns
J13	TCK fall to High-Z	4-mA drive		7	9	ns
t <sub>TDO_DVZ</sub>	from Data Valid	8-mA drive	1 -	6	8	ns
		8-mA drive with slew rate control		7	9	ns
J14	t <sub>TRST</sub>	TRST assertion time	100	-	-	ns
J15	t <sub>TRST_SU</sub>	TRST setup time to TCK rise	10	-	-	ns

Table 17-10. JTAG Characteristics (continued)


### Figure 17-2. JTAG Test Clock Input Timing



#### Figure 17-3. JTAG Test Access Port (TAP) Timing



#### Figure 17-4. JTAG TRST Timing




### 17.2.4 Reset

#### Table 17-11. Reset Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
R1	V <sub>TH</sub>	Reset threshold	-	2.0	-	V
R2	V <sub>BTH</sub>	Brown-Out threshold	2.85	2.9	2.95	V
R3	T <sub>POR</sub>	Power-On Reset timeout	-	10	-	ms
R4	T <sub>BOR</sub>	Brown-Out timeout	-	500	-	μs
R5	T <sub>IRPOR</sub>	Internal reset timeout after POR	15	-	30	ms
R6	T <sub>IRBOR</sub>	Internal reset timeout after BOR <sup>a</sup>	2.5	-	20	μs
R7	T <sub>IRHWR</sub>	Internal reset timeout after hardware reset (RST pin)	2.9	-	29	μs
R8	T <sub>IRSWR</sub>	Internal reset timeout after software-initiated system reset <sup>a</sup>	2.5	-	20	μs
R9	T <sub>IRWDR</sub>	Internal reset timeout after watchdog reset <sup>a</sup>	2.5	-	20	μs
R10	T <sub>IRLDOR</sub>	Internal reset timeout after LDO reset <sup>a</sup>	2.5	-	20	μs
R11	T <sub>VDDRISE</sub>	Supply voltage (V <sub>DD</sub> ) rise time (0 V-3.3 V)	-	-	100	ms

a. 20 \* t <sub>MOSC\_per</sub>







#### Figure 17-6. Power-On Reset Timing




## Figure 17-7. Brown-Out Reset Timing




#### Figure 17-8. Software Reset Timing



#### Figure 17-9. Watchdog Reset Timing



#### Figure 17-10. LDO Reset Timing



## 17.2.5 Sleep Modes

### Table 17-12. Sleep Modes AC Characteristics<sup>a</sup>

Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
D1	t <sub>WAKE_S</sub>	Time to wake from interrupt in sleep or deep-sleep mode, not using the PLL	-	-	7	system clocks
D2	t <sub>WAKE_PLL_S</sub>	Time to wake from interrupt in sleep or deep-sleep mode when using the PLL	-	-	T <sub>READY</sub>	ms

a. Values in this table assume the IOSC is the clock source during sleep or deep-sleep mode.

# 17.2.6 General-Purpose I/O (GPIO)

Note: All GPIOs are 5 V-tolerant.

#### Table 17-13. GPIO Characteristics

Parameter	Parameter Name	Condition	Min	Nom	Max	Unit
		2-mA drive		17	26	ns
+	GPIO Rise Time (from 20% to 80%	4-mA drive		9	13	ns
t <sub>GPIOR</sub>	of V <sub>DD</sub> )	8-mA drive	-	6	9	ns
		8-mA drive with slew rate control		10	12	ns
		2-mA drive		17	25	ns
+	GPIO Fall Time (from 80% to 20%	4-mA drive		8	12	ns
t <sub>GPIOF</sub>	of V <sub>DD</sub> )	8-mA drive	-	6	10	ns
		8-mA drive with slew rate control		11	13	ns

## 17.2.7 Analog-to-Digital Converter

#### Table 17-14. ADC Characteristics<sup>a</sup>

Parameter	Parameter Name	Min	Nom	Мах	Unit
	Maximum single-ended, full-scale analog input voltage	-	-	3.0	V
V <sub>ADCIN</sub>	Minimum single-ended, full-scale analog input voltage	0.0	-	-	V
	Maximum differential, full-scale analog input voltage	-	-	1.5	V
	Minimum differential, full-scale analog input voltage	0.0	-	-	V
Ν	Resolution		10		bits
f <sub>ADC</sub>	ADC internal clock frequency <sup>b</sup>	14	16.667	18	MHz
t <sub>ADCCONV</sub>	Conversion time <sup>c</sup>		2		μs
f ADCCONV	Conversion rate <sup>c</sup>		520.833		k samples/s
t <sub>LT</sub>	Latency from trigger to start of conversion	-	2	-	system clocks
۱ <sub>L</sub>	ADC input leakage	-	-	±3.0	μA
R <sub>ADC</sub>	ADC equivalent resistance	-	-	10	kΩ
C <sub>ADC</sub>	ADC equivalent capacitance	0.9	1.0	1.1	pF
EL	Integral nonlinearity error	-	-	±3	LSB
ED	Differential nonlinearity error	-	-	±2	LSB
E <sub>O</sub>	Offset error	-	-	+6 <sup>d</sup>	LSB
E <sub>G</sub>	Full-scale gain error	-	-	±3	LSB
E <sub>TS</sub>	Temperature sensor accuracy	-	-	±5	°C


a. The ADC reference voltage is 3.0 V. This reference voltage is internally generated from the 3.3 VDDA supply by a band gap circuit.

b. The ADC must be clocked from the PLL or directly from an external clock source to operate properly.

c. The conversion time and rate scale from the specified number if the ADC internal clock frequency is any value other than 16.667 MHz.

d. The offset error listed above is the conversion result with 0 V applied to the ADC input.

#### Figure 17-11. ADC Input Equivalency Diagram



#### Table 17-15. ADC Module Internal Reference Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
V <sub>REFI</sub>	Internal voltage reference for ADC	-	3.0	-	V
E <sub>IR</sub>	Internal voltage reference error	-	-	±2.5	%


### 17.2.8 Synchronous Serial Interface (SSI)

#### Table 17-16. SSI Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S1	t <sub>clk_per</sub>	SSIClk cycle time	2	-	65024	system clocks
S2	t <sub>clk_high</sub>	SSIClk high time	-	0.5	-	t clk_per
S3	t <sub>clk_low</sub>	SSIClk low time	-	0.5	-	t clk_per
S4	t <sub>clkrf</sub>	SSIClk rise/fall time <sup>a</sup>	-	6	10	ns
S5	t <sub>DMd</sub>	Data from master valid delay time	0	-	1	system clocks
S6	t <sub>DMs</sub>	Data from master setup time	1	-	-	system clocks
S7	t <sub>DMh</sub>	Data from master hold time	2	-	-	system clocks
S8	t <sub>DSs</sub>	Data from slave setup time	1	-	-	system clocks
S9	t <sub>DSh</sub>	Data from slave hold time	2	-	-	system clocks

a. Note that the delays shown are using 8-mA drive strength.

Figure 17-12. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement










Figure 17-14. SSI Timing for SPI Frame Format (FRF=00), with SPH=1

# 17.2.9 Inter-Integrated Circuit (I<sup>2</sup>C) Interface

Table 17-17. I <sup>2</sup> C	Characteristics
-------------------------------	-----------------


Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
l1 <sup>a</sup>	t <sub>SCH</sub>	Start condition hold time	36	-	-	system clocks
l2 <sup>a</sup>	t <sub>LP</sub>	Clock Low period	36	-	-	system clocks
I3 <sup>b</sup>	t <sub>SRT</sub>	I2CSCL/I2CSDA rise time (V <sub>IL</sub> =0.5 V to V $_{\rm IH}$ =2.4 V)	-	-	(see note b)	ns
l4 <sup>a</sup>	t <sub>DH</sub>	Data hold time	2	-	-	system clocks
15 <sup>c</sup>	t <sub>SFT</sub>	I2CSCL/I2CSDA fall time (V <sub>IH</sub> =2.4 V to V <sub>IL</sub> =0.5 V)	-	9	10	ns
l6 <sup>a</sup>	t <sub>HT</sub>	Clock High time	24	-	-	system clocks
I7 <sup>a</sup>	t <sub>DS</sub>	Data setup time	18	-	-	system clocks
l8 <sup>a</sup>	t <sub>SCSR</sub>	Start condition setup time (for repeated start condition only)	36	-	-	system clocks
l9 <sup>a</sup>	t <sub>scs</sub>	Stop condition setup time	24	-	-	system clocks

a. Values depend on the value programmed into the TPR bit in the I<sup>2</sup>C Master Timer Period (I2CMTPR) register; a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I<sup>2</sup>C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

b. Because I2CSCL and I2CSDA are open-drain-type outputs, which the controller can only actively drive Low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.

c. Specified at a nominal 50 pF load.

# Figure 17-15. I<sup>2</sup>C Timing



# A Serial Flash Loader

# A.1 Serial Flash Loader

The Stellaris<sup>®</sup> serial flash loader is a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI0 interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

# A.2 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

### A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris device which is calculated as follows:

Max Baud Rate = System Clock Frequency / 16

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2\*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2\*(20/115200) or 0.35 ms.

### A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See "Frame Formats" on page 402 in the SSI chapter for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running

the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

# A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

### A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
 unsigned char ucSize;
 unsigned char ucCheckSum;
 unsigned char Data[];
};
ucSize
                               The first byte received holds the total size of the transfer including
                               the size and checksum bytes.
ucChecksum
                               This holds a simple checksum of the bytes in the data buffer only.
                               The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].
                               This is the raw data intended for the device, which is formatted in
Data
                               some form of command interface. There should be ucSize-2
                               bytes of data provided in this buffer to or from the device.
```

# A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the section that describes the serial flash loader command, COMMAND\_SEND\_DATA (see "COMMAND\_SEND\_DATA (0x24)" on page 499).

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet was received correctly.

# A.3.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the

flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

## A.4 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

## A.4.1 COMMAND\_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

Byte[0] = 0x03; Byte[1] = checksum(Byte[2]); Byte[2] = COMMAND\_PING;

The ping command has 3 bytes and the value for COMMAND\_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

## A.4.2 COMMAND\_GET\_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND\_GET\_STATUS

### A.4.3 COMMAND\_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND\_SEND\_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND\_GET\_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
```

```
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

# A.4.4 COMMAND\_SEND\_DATA (0x24)

This command should only follow a COMMAND\_DOWNLOAD command or another COMMAND\_SEND\_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND\_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND\_GET\_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

# A.4.5 COMMAND\_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

# A.4.6 COMMAND\_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND\_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND\_RESET

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

# **B** Register Quick Reference

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
The Cor				1				1				1			
R0, type R															
	,,	(******	- ,				DA	ATA							
							DA	ATA							
R1, type R	/W, , reset	- (see page	e 47)												
								ATA							
<b>D0</b> 4 <b>D</b>		(	- 47)				DA	ATA							
R2, type R	w, , reset	- (see page	e 47)					<b>ATA</b>							
								ATA							
R3, type R	/W, , reset	- (see page	e 47)												
							DA	ATA							
							DA	ATA							
R4, type R	/W, , reset	- (see page	e 47)												
R5, type R	/W reset	- (see nag	o 47)				DA	ATA							
KS, type K	w,, 16361	- (see page	647)				DA	ATA							
								ATA							
R6, type R	/W, , reset	- (see page	e 47)												
							DA	ATA							
							DA	ATA							
R7, type R	/W, , reset	- (see page	e 47)												
								ATA ATA							
R8, type R	W. reset	- (see page	e 47)				Dr								
, ., .,	, ,	(000 pag	0)				DA	ATA							
								ATA							
R9, type R	/W, , reset	- (see page	e 47)												
								ATA							
							DA	ATA							
R10, type I	R/W, , rese	t - (see pag	ge 47)												
								ATA ATA							
R11, type F	R/W, , rese	t - (see pag	ge 47)												
							DA	ATA							
							DA	ATA							
R12, type I	R/W, , rese	t - (see pa	ge 47)												
								ATA							
CD farme D	M ====+	(000	o 49)				DA	ATA							
SP, type R/	vv, , reset	- (see page	e 40)				c	8P							
								SP							
LR, type R	/W,,reset	0xFFFF.FF	FFF (see pa	ge 49)											
							LI	NK							
							LI	NK							
PC, type R	/W, , reset	- (see pag	e 50)												
								°C							
							F	20							

31	30	20	20	27	26	25	24	22	22	24	20	10	10	17	16
15	14	29 13	28 12	11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17	0
			000 (see pa		10		0	'	5	5	-7	5	-	1	0
N	Z	C	V V	Q	ICI	/ IT	тнимв								
	-		/ IT	u.	101	/ 11	THOME					ISR	NUM		
RIMASK	type R/W.		000.0000 (s	ee page 5	5)										
				1.3.	,										
															PRIMAS
FAULTMA	SK, type R/	W, , reset	0x0000.000	0 (see page	e 56)										
															FAULTMAS
BASEPRI,	type R/W, ,	reset 0x0	000.0000 (se	ee page 57	.)										
									BASEPRI						
CONTROL	., type R/W,	, reset 0x	0000.0000 (	see page 5	8)										
														ASP	TMPL
Cortex-	M3 Perip	herals													
System	Timer (S	SysTick)	) Registe	rs											
Base 0xE	E000.E000														
STCTRL, t	type R/W, of	ffset 0x010	0, reset 0x0	000.0000											
															COUN
													CLK_SRC	INTEN	ENABL
STRELOA	D, type R/W	/, offset 0x	(014, reset (	0x0000.000	00							~			
											REL	OAD			
								240							
		NO - 6 1	0040	-4.00000			RELO	DAD							
STCURRE	NT, type R/	WC, offset	t 0x018, res	et 0x0000.	0000		RELO	DAD			CUD				
STCURRE	NT, type R/	WC, offset	t 0x018, res	et 0x0000.	0000						CURI	RENT			
			t 0x018, res	et 0x0000.	0000		CURF				CURI	RENT			
Cortex-	M3 Perip	herals									CUR	RENT			
Cortex- Nested	M3 Perip Vectored	herals I Interru	t 0x018, reso			gisters					CUR	RENT			
<b>Cortex-</b> Nested Base 0xE	M3 Perip Vectored	herals I Interru	ıpt Contr	oller (N		gisters					CUR	RENT			
<b>Cortex-</b> Nested Base 0xE	M3 Perip Vectored	herals I Interru		oller (N		gisters		RENT	JT		CURI	RENT			
Cortex- Nested Base 0xE	M3 Perip Vectored	herals I Interru	ıpt Contr	oller (N		gisters	CURF	RENT	NT		CUR	RENT			
Cortex- Nested Base 0xE EN0, type	M3 Perip Vectorec 2000.E000 R/W, offset	herals 1 Interru 0x100, res	upt Contr set 0x0000.0	oller (N		gisters		RENT	٩T		CUR	RENT			
Cortex- Nested Base 0xE EN0, type	M3 Perip Vectorec 2000.E000 R/W, offset	herals 1 Interru 0x100, res	ıpt Contr	oller (N		gisters	CURF	RENT II T			CUR	RENT			
Cortex- Nested Base 0xE EN0, type	M3 Perip Vectorec 2000.E000 R/W, offset	herals 1 Interru 0x100, res	upt Contr set 0x0000.0	oller (N		gisters	CURF	RENT II T	NT		CUR	RENT			
Cortex- Nested Base 0xE EN0, type DIS0, type	M3 Perip Vectored 000.E000 R/W, offset	herals 1 Interru 0x100, re: t 0x180, re	upt Contr set 0x0000.0	oller (N		gisters	CURF	RENT II T			CUR	RENT			
Cortex- Nested Base 0xE EN0, type DIS0, type	M3 Perip Vectored 000.E000 R/W, offset	herals 1 Interru 0x100, re: t 0x180, re	ipt Contr set 0x0000.0	oller (N		gisters	CURF	RENT II T T			CUR	RENT			
Cortex- Nested Base 0xE EN0, type DIS0, type	M3 Perip Vectored 000.E000 R/W, offset	herals 1 Interru 0x100, re: t 0x180, re	ipt Contr set 0x0000.0	oller (N		gisters	CURF	RENT II T T	NT		CUR	RENT			
Cortex- Nested Base 0xE EN0, type DIS0, type PEND0, ty	M3 Perip Vectored 000.E000 R/W, offset	herals J Interru 0x100, res t 0x180, res set 0x200,	ipt Contr set 0x0000.0	oller (N 0000 00000	VIC) Reg	gisters	CURF	RENT II T T	NT		CUR	RENT			
Cortex- Nested Base 0xE EN0, type DIS0, type PEND0, ty	M3 Perip Vectored 000.E000 R/W, offset	herals J Interru 0x100, res t 0x180, res set 0x200,	ipt Contr set 0x0000.0 set 0x0000. reset 0x0000	oller (N 0000 00000	VIC) Reg	gisters	CURF	RENT II T T T	NT		CUR	RENT			
Cortex- Nested Base 0xE EN0, type DIS0, type PEND0, ty	M3 Perip Vectored 000.E000 R/W, offset	herals J Interru 0x100, res t 0x180, res set 0x200,	ipt Contr set 0x0000.0 set 0x0000. reset 0x0000	oller (N 0000 00000	VIC) Reg	gisters	CURF	RENT	NT NT		CUR	RENT			
Cortex- Nested Base 0xE EN0, type DIS0, type DIS0, type PEND0, ty	M3 Perip Vectorec 2000.E000 R/W, offset R/W, offset	herals d Interru 0x100, ret t 0x180, re set 0x200, offset 0x2	ipt Contr set 0x0000.0 set 0x0000. reset 0x0000	roller (N 2000 0000 00.0000	VIC) Reg	gisters	IN IN	RENT	NT NT		CUR	RENT			
Cortex- Nested Base 0xE EN0, type DIS0, type PEND0, ty JNPEND0	M3 Perip Vectorec 2000.E000 R/W, offset R/W, offset	herals d Interru 0x100, ret t 0x180, re set 0x200, offset 0x2	Ipt Contr set 0x0000.0 reset 0x0000. reset 0x0000	roller (N 2000 0000 00.0000	VIC) Reg	gisters	IN IN	RENT II T T T T T	NT NT			RENT			
Cortex- Nested Base 0xE EN0, type DIS0, type PEND0, ty JNPEND0	M3 Perip Vectorec 2000.E000 R/W, offset R/W, offset	herals d Interru 0x100, ret t 0x180, re set 0x200, offset 0x2	Ipt Contr set 0x0000.0 reset 0x0000. reset 0x0000	roller (N 2000 0000 00.0000	VIC) Reg	gisters	IN IN	RENT II T T T T II T	NT NT		CUR	RENT			
Cortex- Nested Base 0xE EN0, type DIS0, type PEND0, ty UNPEND0	M3 Perip Vectored 000.E000 R/W, offset PR/W, offset pe R/W, offset , type R/W, offset	herais J Interru 0x100, res t 0x180, re set 0x200, offset 0x20	Ipt Contr set 0x0000.0 reset 0x0000. reset 0x0000	coller (N 0000 00000 00000000 0000.0000	VIC) Reg	gisters	IN IN IN	RENT II T T T T II T	NT NT			RENT			
Cortex- Nested Base 0xE EN0, type DIS0, type PEND0, ty UNPEND0 ACTIVE0,	M3 Perip Vectored 000.E000 R/W, offset PR/W, offset pe R/W, offset , type R/W, offset	herais J Interru 0x100, res t 0x180, re set 0x200, offset 0x20	Ipt Contr set 0x0000.0 reset 0x0000. reset 0x0000 80, reset 0x000	coller (N 0000 00000 00000000 0000.0000	VIC) Reg	gisters	IN IN IN	RENT II T T T T II T	NT NT		CUR	RENT			
Cortex- Nested Base 0xE EN0, type DIS0, type PEND0, ty UNPEND0	M3 Perip Vectored 000.E000 R/W, offset PR/W, offset pe R/W, offset type R/W, offset	herais J Interru 0x100, res t 0x180, re set 0x200, offset 0x20	Ipt Contr set 0x0000.0 reset 0x0000. reset 0x0000 80, reset 0x000	coller (N 0000 00000 00000000 0000.0000	VIC) Reg	gisters	IN IN IN	RENT II T T T T II T	NT NT NT		CUR	RENT			
Cortex- Nested Base 0xE EN0, type DIS0, type PEND0, ty PEND0, ty UNPEND0 ACTIVE0, PRI0, type	M3 Perip Vectored 000.E000 R/W, offset PR/W, offset pe R/W, offset type RO, of R/W, offset INTD INTB R/W, offset	herais d Interru 0x100, res t 0x180, res set 0x200, offset 0x200, fset 0x200, t 0x400, re	Ipt Contr set 0x0000.0 reset 0x0000. reset 0x0000 80, reset 0x000	Coller (N 20000 00000 00000 00000000 0000000	VIC) Reg	gisters	IN IN IN	RENT II T T T T II T	NT NT NT INTC INTA		CURI	RENT			
Cortex- Nested Base 0xE EN0, type DIS0, type PEND0, ty UNPEND0 ACTIVE0, PRI0, type	M3 Perip Vectored 000.E000 R/W, offset PR/W, offset pe R/W, offset type R/W, off k, type R/W, type RO, of R/W, offset INTD INTB	herais d Interru 0x100, res t 0x180, res set 0x200, offset 0x200, fset 0x200, t 0x400, re	Ipt Contr set 0x0000.0 reset 0x0000. 80, reset 0x000 ), reset 0x000.	Coller (N 20000 00000 00000 00000000 0000000	VIC) Reg	gisters	IN IN IN	RENT II T T T T II T	NT NT NT NT NT			RENT			

21	20	20				25	24	22	22	21					
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
	e R/W, offse				10	5	0	,	0	5	-	5	2		0
, i j p	INTD	t 0x400, 10							INTC						
	INTB								INTA						
PRI3. typ	e R/W, offse	t 0x40C. re	eset 0x0000	0000											
	INTD								INTC						
	INTB								INTA						
PRI4. typ	e R/W, offse	t 0x410. re	set 0x0000.	.0000				1							
	INTD	, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ,							INTC						
	INTB								INTA						
PRI5, typ	e R/W, offse	t 0x414, re	set 0x0000	.0000				1							
	INTD								INTC						
	INTB								INTA						
PRI6, typ	e R/W, offse	t 0x418, re	set 0x0000	.0000				1							
	INTD								INTC						
	INTB								INTA						
PRI7, typ	e R/W, offse	t 0x41C, re	eset 0x0000	.0000											
	INTD								INTC						
	INTB								INTA						
SWTRIG,	type WO, of	ffset 0xF00	), reset 0x0	000.0000										-	
													INTID		
System	-M3 Perip n Control E000.E000	Block (	SCB) Re	gisters				<u> </u>							
System Base 0xl	Control	Block (	reset 0x410	F.C231						P			0		
System Base 0xl	<b>Control</b> E000.E000	Block (		F.C231	PAR				VA	R			CC		
System Base 0xl CPUID, ty	n Control E000.E000 vpe RO, offs	Block (	reset 0x410 IM	I <b>F.C231</b> IP		TNO			VA	R			CC		
System Base 0xl CPUID, ty	<b>Control</b> E000.E000	Block (	reset 0x410 IM 04, reset 0x	IF.C231				ISRPRE		R				EV	PEND
System Base 0xl CPUID, ty	n Control E000.E000 rpe RO, offs , type R/W, c	Block ( et 0xD00, n	reset 0x410 IM 04, reset 0x	F.C231 IP 0000.0000 UNPENDSV	PENDSTSET			ISRPRE	VA	R		VEC	RI		PEND
System Base 0xl CPUID, ty INTCTRL, NMISET	n Control E000.E000 ype RO, offs , type R/W, c	Block ( et 0xD00, n offset 0xD0	reset 0x410 IM 04, reset 0x PENDSV	F.C231 IP 0000.0000 UNPENDSV RETBASE	PENDSTSET			ISRPRE		R		VEC		EV	PEND
System Base 0xl CPUID, ty INTCTRL, NMISET	n Control E000.E000 rpe RO, offs , type R/W, c	Block ( et 0xD00, i offset 0xD0 PEND ffset 0xD0	reset 0x410 IM 04, reset 0x PENDSV	F.C231 IP 0000.0000 UNPENDSV RETBASE	PENDSTSET			ISRPRE	ISRPEND	R		VEC	RI	EV	PEND
System Base 0xl CPUID, ty INTCTRL, NMISET	n Control E000.E000 ype RO, offs , type R/W, c	Block ( et 0xD00, n offset 0xD0	reset 0x410 IM 04, reset 0x PENDSV	F.C231 1P 0000.0000 UNPENDSV RETBASE 0000.0000	PENDSTSET			ISRPRE		R		VEC	RI	EV	PEND
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE,	n Control E000.E000 ype RO, offso , type R/W, of type R/W, of	Block ( et 0xD00, r offset 0xD0 PEND BASE	reset 0x410 IM 04, reset 0x0 PENDSV 8, reset 0x0 OFF	F.C231 IP UNPENDSV RETBASE 0000.0000 SET	PENDSTSET			ISRPRE	ISRPEND	R		VEC	RI	EV	PEND
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE,	n Control E000.E000 ype RO, offs , type R/W, c	Block ( et 0xD00, r offset 0xD0 PEND BASE	reset 0x410 IM 04, reset 0x0 PENDSV 8, reset 0x0 OFF	F.C231 IP UNPENDSV RETBASE 0000.0000 SET	PENDSTSET		VEC	ISRPRE	ISRPEND	R		VEC	RI	EV	PEND
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE,	type R/W, offs pe R/W, offs	Block ( et 0xD00, r offset 0xD0 PEND BASE	reset 0x410 IM 04, reset 0x0 PENDSV 8, reset 0x0 OFF	F.C231 IP UNPENDSV RETBASE 0000.0000 SET	PENDSTSET				ISRPEND	R		VEC	RI	EV	
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS	type R/W, offs pe R/W, offs	Block ( et 0xD00, r offset 0xD0 'END ffset 0xD0 BASE et 0xD0C,	reset 0x410 IM 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000	PENDSTSET	PENDSTCLR			ISRPEND	R		VEC	RI	EV VECF	
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS	n Control E000.E000 /pe RO, offse , type R/W, offse type R/W, offse	Block ( et 0xD00, r offset 0xD0 'END ffset 0xD0 BASE et 0xD0C,	reset 0x410 IM 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000	PENDSTSET	PENDSTCLR			ISRPEND	R		VEC	RI	EV VECF	
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS	n Control E000.E000 /pe RO, offse , type R/W, offse type R/W, offse	Block ( et 0xD00, r offset 0xD0 'END ffset 0xD0 BASE et 0xD0C,	reset 0x410 IM 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000	PENDSTSET	PENDSTCLR			ISRPEND	R	SEVONPEND	VEC	RI CACT SYSRESREQ	EV VECF	
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS SYSCTRL	n Control E000.E000 /pe RO, offse , type R/W, offse type R/W, offse	Block ( et 0xD00, i offset 0xD0 END ffset 0xD00 BASE et 0xD0C, offset 0xD	reset 0x410 IM I4, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0	F.C231 IP 0000.0000 UNPENDSV RETBASE 0000.0000 SET 05.0000	PENDSTSET	PENDSTCLR			ISRPEND	R	SEVONPEND	VEC	RI CACT SYSRESREQ	EV VECF	
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS SYSCTRL	type R/W, offs , type R/W, offs , type R/W, offs	Block ( et 0xD00, i offset 0xD0 END ffset 0xD00 BASE et 0xD0C, offset 0xD	reset 0x410 IM I4, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0	F.C231 IP 0000.0000 UNPENDSV RETBASE 0000.0000 SET 05.0000	PENDSTSET	PENDSTCLR			ISRPEND	R	SEVONPEND	VEC	RI CACT SYSRESREQ	EV VECF	
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS SYSCTRL	type R/W, offs , type R/W, offs , type R/W, offs	Block ( et 0xD00, i offset 0xD0 END ffset 0xD00 BASE et 0xD0C, offset 0xD	reset 0x410 IM I4, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0	F.C231 IP 0000.0000 UNPENDSV RETBASE 0000.0000 SET 05.0000	PENDSTSET	PENDSTCLR			ISRPEND	R	SEVONPEND DIV0	VEC	RI CACT SYSRESREQ SLEEPDEEP	EV VECF	VECTRESE
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, VTABLE, APINT, ty ENDIANESS SYSCTRL CFGCTRI	type R/W, offs , type R/W, offs , type R/W, offs	Block ( et 0xD00, 1 offset 0xD0 ffset 0xD0 BASE et 0xD0C, offset 0xD	reset 0x410 IM 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0: 14, reset 0:	F.C231 IP 0000.0000 UNPENDSV RETBASE 0000.0000 SET 05.0000 x0000.0000 x0000.0000	PENDSTSET	PENDSTCLR			ISRPEND	R			RI CACT SYSRESREQ SLEEPDEEP	EV VECF VECTCLRACT SLEEPEXIT	VECTRESE
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, VTABLE, APINT, ty ENDIANESS SYSCTRL CFGCTRI	n Control E000.E000 /pe RO, offso , type R/W, of type R/W, offso pe R/W, offso pe R/W, offso , type R/W,	Block ( et 0xD00, 1 offset 0xD0 ffset 0xD0 BASE et 0xD0C, offset 0xD	reset 0x410 IM 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0: 14, reset 0:	F.C231 IP 0000.0000 UNPENDSV RETBASE 0000.0000 SET 05.0000 x0000.0000 x0000.0000	PENDSTSET	PENDSTCLR			ISRPEND	R			RI CACT SYSRESREQ SLEEPDEEP	EV VECF VECTCLRACT SLEEPEXIT	VECTRESE
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, VTABLE, APINT, ty ENDIANESS SYSCTRL CFGCTRI	n Control E000.E000 /pe RO, offso , type R/W, of type R/W, offso pe R/W, offso pe R/W, offso , type R/W,	Block ( et 0xD00, 1 offset 0xD0 ffset 0xD0 BASE et 0xD0C, offset 0xD	reset 0x410 IM 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0: 14, reset 0:	F.C231 IP 0000.0000 UNPENDSV RETBASE 0000.0000 SET 05.0000 x0000.0000 x0000.0000	PENDSTSET	PENDSTCLR			ISRPEND OFFSET	R			RI CACT SYSRESREQ SLEEPDEEP	EV VECF VECTCLRACT SLEEPEXIT	VECTRESE
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, VTABLE, VTABLE, SYSCTRL CFGCTRI SYSPRI1,	A Control E000.E000 /pe RO, offs /vecP type R/W, offs 	Block ( et 0xD00, i offset 0xD0 EASE et 0xD0C, offset 0xD offset 0xD	reset 0x410 IM IV PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0 114, reset 0	F.C231 IP 0000.0000 UNPENDSV RETBASE 0000.0000 SET 05.0000 SET 05.0000	PENDSTSET	PENDSTCLR			USAGE	R			RI CACT SYSRESREQ SLEEPDEEP	EV VECF VECTCLRACT SLEEPEXIT	VECTRESE
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, VTABLE, VTABLE, SYSCTRL CFGCTRI SYSPRI1,	n Control E000.E000 /pe RO, offs , type R/W, of type R/W, of pe R/W, offs 	Block ( et 0xD00, i offset 0xD0 EASE et 0xD0C, offset 0xD offset 0xD	reset 0x410 IM IV PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0 114, reset 0	F.C231 IP 0000.0000 UNPENDSV RETBASE 0000.0000 SET 05.0000 SET 05.0000	PENDSTSET	PENDSTCLR			USAGE	R			RI CACT SYSRESREQ SLEEPDEEP	EV VECF VECTCLRACT SLEEPEXIT	VECTRESE
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS SYSCTRL CFGCTRI SYSPRI1, SYSPRI2,	A Control E000.E000 /pe RO, offso /pe R/W, of type R/W, of pe R/W, offso , type R/W, offso , type R/W, offso L, type R/W, offso BUS type R/W, offso SVC	Block ( et 0xD00, i offset 0xD0 END ffset 0xD0 BASE et 0xD0C, offset 0xD1 offset 0xD1	reset 0x410 IM IA, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0x 114, reset 0x IA, reset 0x IA, reset 0x IA, reset 0x	F.C231 IP 0000.0000 RETBASE 0000.0000 SET 05.0000 x0000.0000 x0000.0000 0000.0000	PENDSTSET	PENDSTCLR			USAGE	R			RI CACT SYSRESREQ SLEEPDEEP	EV VECF VECTCLRACT SLEEPEXIT	VECTRESE
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS SYSCTRL CFGCTRI SYSPRI1, SYSPRI2,	A Control E000.E000 /pe RO, offs / type R/W, of type R/W, of pe R/W, offs ., type R/W, of ., type R/W, of BUS type R/W, of SVC ., type R/W, of 	Block ( et 0xD00, i offset 0xD0 END ffset 0xD0 BASE et 0xD0C, offset 0xD1 offset 0xD1	reset 0x410 IM IA, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0x 114, reset 0x IA, reset 0x IA, reset 0x IA, reset 0x	F.C231 IP 0000.0000 RETBASE 0000.0000 SET 05.0000 x0000.0000 x0000.0000 0000.0000	PENDSTSET	PENDSTCLR			ISRPEND OFFSET	R			RI CACT SYSRESREQ SLEEPDEEP	EV VECF VECTCLRACT SLEEPEXIT	VECTRESE
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS SYSCTRL CFGCTRI SYSPRI1, SYSPRI2,	A Control E000.E000 /pe RO, offso /pe R/W, of type R/W, of pe R/W, offso , type R/W, offso , type R/W, offso L, type R/W, offso BUS type R/W, offso SVC	Block ( et 0xD00, i offset 0xD0 END ffset 0xD0 BASE et 0xD0C, offset 0xD1 offset 0xD1	reset 0x410 IM IA, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0x 114, reset 0x IA, reset 0x IA, reset 0x IA, reset 0x	F.C231 IP 0000.0000 RETBASE 0000.0000 SET 05.0000 x0000.0000 x0000.0000 0000.0000	PENDSTSET	PENDSTCLR			USAGE	R			RI CACT SYSRESREQ SLEEPDEEP	EV VECF VECTCLRACT SLEEPEXIT	VECTRESE

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SYSHND	CTRL, type	R/W, offse	t 0xD24, re	set 0x0000.	0000							1			
													USAGE	BUS	MEM
SVC	BUSP	MEMP	USAGEP	TICK	PNDSV		MON	SVCA				USGA		BUSA	MEMA
FAULTST	AT, type R/V	V1C, offse	t 0xD28, re	set 0x0000.	0000							1			
						DIV0	UNALIGN					NOCP	INVPC	INVSTAT	UNDER
BFARV			BSTKE	BUSTKE	IMPRE	PRECISE	IBUS	MMARV			MSTKE	MUSTKE		DERR	IERR
HFAULTS	TAT, type R	/W1C, offs	et 0xD2C, I	reset 0x000	0.0000							•			
DBG	FORCED														
														VECT	
MMADDR	R, type R/W,	offset 0xD	34, reset -												
								DR							
							AD	DR							
FAULTAD	DR, type R/	W, offset (	xD38, rese	et -											
								DR							
-							AD	DR							
	-M3 Perip														
	y Protec		t (MPU)	Register	s										
	E000.E000														
MPUTYPE	E, type RO,	offset 0xD	90, reset 03	x0000.0800											
			DPE	GION							IRE	GION			SEPARA
MDUCTD	L, type R/W	offoot Ovi													SEFARA
WPUCIK	L, type R/w	onset uxi	J94, reset (		,										
													PRIVDEEEN	HFNMIENA	ENABI
	IBER, type I		0xD98 res	et 0x0000 (	000								in an de la carte		LINDE
			0,100,100												
														NUMBER	
MPUBAS	E. type R/W	. offset 0x	D9C. reset	0x0000.000	D										
MPUBAS	E, type R/W	, offset 0x	D9C, reset	0x0000.000	0		AD	DR							
MPUBAS	E, type R/W	, offset 0x	D9C, reset	0x0000.000	0 ADDR		AD	DR			VALID			REGION	
					ADDR		AD	DR			VALID			REGION	
	E, type R/W E1, type R/\				ADDR			DR			VALID			REGION	
					ADDR						VALID			REGION	
MPUBAS		V, offset 0	xDA4, rese	t 0x0000.00	ADDR 00 ADDR										
MPUBAS	E1, type R/\	V, offset 0	xDA4, rese	t 0x0000.00	ADDR 00 ADDR		AD								
MPUBAS	E1, type R/\	V, offset 0	xDA4, rese	t 0x0000.00	ADDR 00 ADDR		AD	DR							
MPUBAS MPUBAS	E1, type R/\	V, offset 0: V, offset 0:	xDA4, rese xDAC, rese	t 0x0000.00 ht 0x0000.00	ADDR 00 ADDR 00 ADDR		AD	DR			VALID			REGION	
MPUBAS MPUBAS	E1, type R/\ E2, type R/\	V, offset 0: V, offset 0:	xDA4, rese xDAC, rese	t 0x0000.00 ht 0x0000.00	ADDR 00 ADDR 00 ADDR 00		AD	DR			VALID			REGION	
MPUBAS MPUBAS MPUBAS	E1, type R/\ E2, type R/\ E3, type R/\	V, offset 0: V, offset 0: V, offset 0:	xDA4, rese xDAC, rese xDB4, rese	t 0x0000.00 ht 0x0000.00 t 0x0000.00	ADDR 00 ADDR 00 ADDR 00 ADDR		AD	DR			VALID			REGION	
MPUBAS MPUBAS MPUBAS	E1, type R/\ E2, type R/\	V, offset 0: V, offset 0: V, offset 0:	xDA4, rese xDAC, rese xDB4, rese DA0, reset (	t 0x0000.00 ht 0x0000.00 t 0x0000.00	ADDR 00 ADDR 00 ADDR 00 ADDR		AD	DR			VALID VALID VALID			REGION	
MPUBAS MPUBAS MPUBAS	E1, type R/\ E2, type R/\ E3, type R/\	V, offset 0: V, offset 0: V, offset 0:	xDA4, rese xDAC, rese xDB4, rese DA0, reset ( XN	t 0x0000.00 ht 0x0000.00 t 0x0000.000	ADDR 00 ADDR 00 ADDR 00 ADDR	AP	AD	DR			VALID		S	REGION	В
MPUBAS MPUBAS MPUBAS	E1, type R/A E2, type R/A E3, type R/A R, type R/W	V, offset 0: V, offset 0: V, offset 0: offset 0xI	xDA4, rese xDAC, rese xDB4, rese XN XN S	t 0x0000.00 et 0x0000.00 t 0x0000.000 Dx0000.0000	ADDR ADDR 00 ADDR 00 ADDR 00	AP	AD	DR			VALID VALID VALID	SIZE	S	REGION	B ENABLI
MPUBAS MPUBAS MPUBAS	E1, type R/\ E2, type R/\ E3, type R/\	V, offset 0: V, offset 0: V, offset 0: offset 0xI	xDA4, rese xDAC, rese xDB4, rese XA0, reset ( XN SI xDA8, reset	t 0x0000.00 et 0x0000.00 t 0x0000.000 Dx0000.0000	ADDR ADDR 00 ADDR 00 ADDR 00		AD	DR			VALID VALID VALID TEX	SIZE		REGION REGION REGION	ENABL
MPUBAS MPUBAS MPUBAS	E1, type R/A E2, type R/A E3, type R/A R, type R/W	V, offset 0: V, offset 0: V, offset 0: offset 0xI	xDA4, rese xDAC, rese xDB4, rese xDB4, reset XN SI xN xN	t 0x0000.00 t 0x0000.00 t 0x0000.000 Dx0000.000 RD c 0x0000.000	ADDR ADDR 00 ADDR 00 ADDR 00	AP	AD	DR			VALID VALID VALID		S	REGION	ENABL B
MPUBAS MPUBAS MPUBAS MPUATTF	E1, type R/A E2, type R/A E3, type R/A R, type R/W,	V, offset 0 V, offset 0 V, offset 0 offset 0 V, offset 0	xDA4, reserved xDAC, reserved xDB4, reserved XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI	t 0x0000.00 t 0x0000.00 t 0x0000.000 Dx0000.000 RD RD RD	ADDR 00 ADDR 00 ADDR 00 00 00 00 00 00 00 00 00 0		AD	DR			VALID VALID VALID TEX	SIZE		REGION REGION REGION	ENABL B
MPUBAS MPUBAS MPUBAS MPUATTF	E1, type R/A E2, type R/A E3, type R/A R, type R/W	V, offset 0 V, offset 0 V, offset 0 offset 0 V, offset 0	xDA4, rese xDAC, rese xDB4, rese XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN	t 0x0000.00 t 0x0000.00 t 0x0000.000 Dx0000.000 RD RD RD	ADDR 00 ADDR 00 ADDR 00 00 00 00 00 00 00 00 00 0	AP	AD	DR			VALID VALID VALID TEX TEX		S	REGION REGION REGION C C	ENABL B ENABL
MPUBAS MPUBAS MPUBAS MPUATTF	E1, type R/A E2, type R/A E3, type R/A R, type R/W,	V, offset 0 V, offset 0 V, offset 0 offset 0 V, offset 0	xDA4, rese xDAC, rese xDB4, rese XN XN SI XN SI XN SI XN SI XN XN XN XN	t 0x0000.00 t 0x0000.00 t 0x0000.000 Dx0000.000 RD c 0x0000.000 C 0x0000.000	ADDR 00 ADDR 00 ADDR 00 00 00 00 00 00 00 00 00 0		AD	DR			VALID VALID VALID TEX	SIZE		REGION REGION REGION	ENABL B ENABL B
MPUBAS MPUBAS MPUBAS MPUATTF	E1, type R/V E2, type R/V E3, type R/W R, type R/W R1, type R/V	V, offset 0 V, offset 0 V, offset 0 V, offset 0 V, offset 0 V, offset 0	xDA4, reset xDAC, reset xDB4, reset XN SI XDA8, reset XN SI XDB0, reset XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN XN SI XN XN SI XN XN XN SI XN XN XN XN XN XN XN XN XN XN XN XN XN	t 0x0000.00 t 0x0000.00 t 0x0000.000 x0x0000.000 RD c 0x0000.000 RD c 0x0000.000 RD c 0x0000.000	ADDR 00 ADDR 00 ADDR 00 ADDR 00	AP	AD	DR			VALID VALID VALID TEX TEX		S	REGION REGION REGION C C	ENABL B ENABL
MPUBAS MPUBAS MPUBAS MPUATTF	E1, type R/A E2, type R/A E3, type R/A R, type R/W,	V, offset 0 V, offset 0 V, offset 0 V, offset 0 V, offset 0 V, offset 0	xDA4, reset xDAC, reset xDB4, reset XN SI XDA8, reset XN SI XDB0, reset XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN SI XN XN SI XN XN SI XN XN XN SI XN XN XN XN XN XN XN XN XN XN XN XN XN	t 0x0000.00 t 0x0000.00 t 0x0000.000 x0x0000.000 RD c 0x0000.000 RD c 0x0000.000 RD c 0x0000.000	ADDR 00 ADDR 00 ADDR 00 ADDR 00	AP	AD	DR			VALID VALID VALID TEX TEX	SIZE	S	REGION REGION REGION C C	ENABL B ENABL B

				1								1			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	Control														
DID0, type	e RO, offset	0x000, res	et - (see p	age 162)											,
		VER													
				JOR							MI	NOR			
PBORCTL	., type R/W,	offset 0x0	30, reset 0	x0000.7FF	) (see page	e 164)						1			
						DO								DODIOD	DODWT
I DODOTI	t				(		RTIM							BORIOR	BORWT
LDOPCIL	., type R/W,	onset uxu.	34, reset u	x0000.0000	(see page	165)									
												\/A	/DJ		
PIS type	RO, offset (	)×050 roso	+ 0~0000 0	000 (see pr	(ap. 166)							V	.05		
Rio, type	KO, Oliset (	7,030, 1656	1 020000.0	1 <b>000</b> (see pa	ige 100)			1							
									PLLLRIS	CLRIS	IOFRIS	MOFRIS	LDORIS	BORRIS	PLLFRIS
IMC, type	R/W, offset	0x054, res	et 0x0000	0000 (see r	age 167)				1 2221110	02110	101110		LBOILLO	2014.40	
	, enoat														
									PLLLIM	CLIM	IOFIM	MOFIM	LDOIM	BORIM	PLLFIM
MISC, typ	e R/W1C, o	ffset 0x058	, reset 0x0	ا 0000.0000 (۱	see page 16	58)				_					
									PLLLMIS	CLMIS	IOFMIS	MOFMIS	LDOMIS	BORMIS	
RESC, typ	oe R/W, offs	et 0x05C, r	eset - (see	e page 169)				1				1			
										LDO	SW	WDT	BOR	POR	EXT
RCC, type	R/W, offse	t 0x060, re:	set 0x0780	.3AC0 (see	page 170)										
				ACG		SYS	SDIV		USESYSDIV						
		PWRDN	OEN	BYPASS	PLLVER		TX	AL		OSC	SRC	IOSCVER	MOSCVER	IOSCDIS	MOSCDIS
PLLCFG,	type RO, of	fset 0x064,	reset - (se	e page 173	)					8					
C	D					F							R		
DSLPCLK	CFG, type	R/W, offset	0x144, res	set 0x0780.	<b>0000</b> (see p	age 174)									
															IOSC
CLKVCLR	R, type R/W,	offset 0x1	50, reset 0	x0000.0000	(see page	175)									
															VERCLR
LDOARST	Γ, type R/W,	offset 0x1	60, reset 0:	x0000.0000	(see page	176)									
															LDOARST
DID1, type	e RO, offset		et - (see pa	age 177)											
	VE	R			F/	۹M						RTNO		-	
									TEMP		P	KG	ROHS	QL	JAL
DC0, type	RO, offset	0x008, res	et 0x000F.(	0007 (see p	age 179)										
								MSZ							
DC1 free	PO -#	0,010	of 0:0001 -	7205 /#	2000 1803		FLA	SHSZ							
DC1, type	RO, offset	uxu10, res	et UXUUU1.	и <b>дын</b> (see p	age 180)										400
	MINS					MAYA	DCSPD	MPU		TEMPSNS	PLL	WDT	SWO	SWD	ADC JTAG
DC2 turns			of 0×0007 -	1013 (000 -	200 192)	IVIAAA	DOGFD	IVIFU		INFONO	FLL		300	300	JIAG
DC2, type	RO, offset	0XU 14, FeS	σι υχυυυ/.'	ioio (see p	aye 102)								TIMER2	TIMER1	TIMER0
			12C0								SSI0		TIWERZ	UART1	UART0
DC3 turns	RO, offset	0x018		0000 (800 7	194						3310				UNITU
32KHZ	no, onset	CCP5	CCP4	CCP3	CCP2	CCP1	CCP0	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0
5211172		00-0	001'4	00-3	0052	00-1	00-0	ADOI	7000	ADCO	AD04	AD03	7002		7000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DC4, type	e RO, offset	0x01C, res	set 0x0000.	001F (see )	page 186)			1				1			
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
RCGC0, t	type R/W, of	fset 0x100	, reset 0x00	)000040 (se	ee page 187	7)									
															ADC
						MAXA	DCSPD					WDT			
SCGC0, t	ype R/W, of	fset 0x110	, reset 0x00	000040 (se	ee page 189	)									
															ADC
						MAXA	DCSPD					WDT			
DCGC0, t	type R/W, of	fset 0x120	, reset 0x00	)000040 (se	ee page 191	)									
															ADC
												WDT			
RCGC1, t	type R/W, of	fset 0x104	, reset 0x00	<b>J000000</b> (se	ee page 192	2)									
			1000								0.010		TIMER2	TIMER1	TIMER0
0000	Barr		12C0								SSI0			UART1	UART0
SCGC1, t	ype R/W, of	rset 0x114	, reset 0x00	1000000 (se	ee page 194	·)							TIMEDO	TIMED	TIMES
			I2C0								SSI0		TIMER2	TIMER1 UART1	TIMER0 UART0
DCCC1 4	type R/W, of	feat Av124			Pe nage 106	3)					3310			UARTI	UARIU
50001,1	ype r./w, of	1301 UX124	, reser uxul	,	ce page 196	''							TIMER2	TIMER1	TIMER0
			12C0								SSI0		T IIVILINZ	UART1	UART0
RCGC2 t	type R/W, of	fset 0x108		000000 (s	ee nage 198	8)					00.0				0, 1110
110002,1	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1001 0X 100	, 10001 0.00			·)									
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SCGC2. t	ype R/W, of	fset 0x118	. reset 0x00	<u> </u> )000000 (se	ee page 199	)									
,			,			,									
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
DCGC2, t	ype R/W, of	fset 0x128	, reset 0x00		ee page 201	)						1			
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SRCR0, t	ype R/W, off	fset 0x040	, reset 0x00	) )000000 (se	ee page 203	)		1				1			
															ADC
												WDT			
SRCR1, t	ype R/W, off	fset 0x044	, reset 0x00	, 1000000 (se	ee page 204	•)									
													TIMER2	TIMER1	TIMER0
			I2C0								SSI0			UART1	UART0
SRCR2, t	ype R/W, off	fset 0x048	, reset 0x00	000000 (se	ee page 205	)									
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Interna	I Memory	/													
	<b>Memory (</b> 400F.D000		Register	s (Flash	Control	Offset)									
FMA, typ	e R/W, offse	t 0x000, re	eset 0x0000	.0000											
								OF	FSET						
FMD, typ	e R/W, offse	t 0x004, re	eset 0x0000	.0000											
							D	ATA							
							D	ATA							
FMC, typ	e R/W, offse	t 0x008, re	eset 0x0000	.0000											
							WF	RKEY							
												COMT	MERASE	ERASE	WRITE

				27	26	25					20	19			16
31 15	30 14	29 13	28 12	11	10	9	24 8	23	22 6	21 5	4	3	18	17	0
	e RO, offse				10	Э	0	/	0	Э	4	3	2	1	U
CKIS, typ	e KO, Ulise	51 02000, 1	esel 0x000	0.0000											
														PRIS	ARIS
-CIM. type	R/W, offse	t 0x010. re	eset 0x0000	0.0000											
· · · · · , · <b>, · ;</b> · ·	,,	,													
														PMASK	AMASK
FCMISC, ty	ype R/W1C	, offset 0x	014, reset 0	)x0000.000	0										
														PMISC	AMISC
Internal	Memory	,													
	emory P		on Regis	ters (Sy	stem Co	ontrol Of	fset)								
	00F.E000		U	.,			,								
USECRL, t	ype R/W, o	ffset 0x14	0, reset 0x1	18											
											US	SEC			
FMPRE, ty	pe R/W, off	set 0x130,	reset 0x80	00.00FF											
DB	G							READ_	ENABLE						
							READ_	ENABLE							
FMPPE, ty	pe R/W, off	set 0x134,	reset 0x00	000.00FF											
								ENABLE							
							PROG_	ENABLE							
GPIO Por GPIO Por GPIO Por	t A base: t B base: t C base: t D base: t E base:	0x4000.6 0x4000.7	000 000 000 000												
GPIO Por GPIO Por GPIO Por GPIO Por	t B base: t C base: t D base:	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4	000 000 000 000 000	)x0000.000	0 (see page	e 233)					1		1		1
GPIO Por GPIO Por GPIO Por GPIO Por	t B base: t C base: t D base: t E base:	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4	000 000 000 000 000	)x0000.000	<b>0</b> (see page	= 233)									
GPIO Por GPIO Por GPIO Por GPIO Por	t B base: t C base: t D base: t E base: A, type R/W	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x0	000 000 000 000 000 000, reset 0								D	 ATA			
GPIO Por GPIO Por GPIO Por GPIO Por	t B base: t C base: t D base: t E base:	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x0	000 000 000 000 000 000, reset 0								D	 ATA			
GPIO Por GPIO Por GPIO Por GPIO Por	t B base: t C base: t D base: t E base: A, type R/W	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x0	000 000 000 000 000 000, reset 0												
GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA	t B base: t C base: t D base: t E base: A, type R/W	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x(	000 000 000 000 000, reset 0 0, reset 0x0	0000.0000	(see page 2	234)									
GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA	t B base: t C base: t D base: t E base: A, type R/W	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x(	000 000 000 000 000, reset 0 0, reset 0x0	0000.0000	(see page 2	234)									
GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA	t B base: t C base: t D base: t E base: A, type R/W	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x(	000 000 000 000 000, reset 0 0, reset 0x0	0000.0000	(see page 2	234)					D				
GPIO Por GPIO Por GPIO Por GPIODATA GPIODATA GPIODIR, ty	t B base: t C base: t D base: t E base: A, type R/W	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x40 ffset 0x40	000 000 000 000 000, reset 0 0, reset 0x0 reset 0x00	0000.0000 (s	(see page 2	234) 5)					D	IR			
GPIO Por GPIO Por GPIO Por GPIODATA GPIODATA GPIODIR, ty	t B base: t C base: t D base: t E base: v, type R/W, c type R/W, off	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x40 ffset 0x40	000 000 000 000 000, reset 0 0, reset 0x0 reset 0x00	0000.0000 (s	(see page 2	234) 5)					D	IR			
GPIO Por GPIO Por GPIO Por GPIODATA GPIODATA GPIODIR, 1 GPIOIS, ty	t B base: t C base: t D base: t E base: x, type R/W, c type R/W, off	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x4002.4 , offset 0x40 isset 0x404,	000 000 000 000 000, reset 0 0, reset 0x0 reset 0x00 8, reset 0x0	0000.0000 (s	(see page 2 ee page 23 (see page 2	234) 5) 236)						IR			
GPIO Por GPIO Por GPIO Por GPIODATA GPIODATA GPIODIR, 1 GPIOIS, ty	t B base: t C base: t D base: t E base: v, type R/W, c type R/W, off	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x4002.4 , offset 0x40 isset 0x404,	000 000 000 000 000, reset 0 0, reset 0x0 reset 0x00 8, reset 0x0	0000.0000 (s	(see page 2 ee page 23 (see page 2	234) 5) 236)						IR S			
GPIO Por GPIO Por GPIO Por GPIODATA GPIODATA GPIODIR, 1 GPIOIS, ty	t B base: t C base: t D base: t E base: x, type R/W, c type R/W, off	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x4002.4 , offset 0x40 isset 0x404,	000 000 000 000 000, reset 0 0, reset 0x0 reset 0x00 8, reset 0x0	0000.0000 (s	(see page 2 ee page 23 (see page 2	234) 5) 236)						  IR               			
GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA GPIODATA GPIOIR, ty GPIOIBE, t	t B base: t C base: t D base: t E base: x, type R/W, c pe R/W, off type R/W, off	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x400 ffset 0x404 ffset 0x404, ffset 0x404	000 000 000 000 000 000, reset 0 0, reset 0x0 reset 0x00 8, reset 0x0	0000.0000 (s	(see page 2 ee page 23 (see page 2 (see page 2	234) 55) 236) 237)						IR S			
GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA GPIODATA GPIOIR, ty GPIOIBE, t	t B base: t C base: t D base: t E base: x, type R/W, c type R/W, off	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x400 ffset 0x404 ffset 0x404, ffset 0x404	000 000 000 000 000 00, reset 0 0, reset 0x0 reset 0x00 8, reset 0x0	0000.0000 (s	(see page 2 ee page 23 (see page 2 (see page 2	234) 55) 236) 237)						  IR               			
GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA GPIODATA GPIOIR, ty GPIOIBE, t	t B base: t C base: t D base: t E base: x, type R/W, c pe R/W, off type R/W, off	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x400 ffset 0x404 ffset 0x404, ffset 0x404	000 000 000 000 000 00, reset 0 0, reset 0x0 reset 0x00 8, reset 0x0	0000.0000 (s	(see page 2 ee page 23 (see page 2 (see page 2	234) 55) 236) 237)									
GPIO Por GPIO Por GPIO Por GPIODATA GPIODATA GPIOIR, ty GPIOIE, ty GPIOIE, ty GPIOIE, ty	t B base: t C base: t D base: t E base: x, type R/W, off pe R/W, off type R/W, o ype R/W, o	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x40 ffset 0x404, iset 0x404, iffset 0x404, iffset 0x404 ffset 0x404	000 000 000 000 000, reset 0 0, reset 0x0 8, reset 0x0 C, reset 0x0 , reset 0x00	0000.0000 (s	(see page 2 ee page 23 (see page 2 (see page 2 (see page 2 see page 2	234) 5) 236) 237) 237) 238)						  IR               			
GPIO Por GPIO Por GPIO Por GPIODATA GPIODATA GPIOIR, ty GPIOIE, ty GPIOIE, ty GPIOIE, ty	t B base: t C base: t D base: t E base: x, type R/W, c pe R/W, off type R/W, off	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x40 ffset 0x404, iset 0x404, iffset 0x404, iffset 0x404 ffset 0x404	000 000 000 000 000, reset 0 0, reset 0x0 8, reset 0x0 C, reset 0x0 , reset 0x00	0000.0000 (s	(see page 2 ee page 23 (see page 2 (see page 2 (see page 2 see page 2	234) 5) 236) 237) 237) 238)									
GPIO Por GPIO Por GPIO Por GPIODATA GPIODATA GPIOIR, ty GPIOIE, ty GPIOIE, ty GPIOIE, ty	t B base: t C base: t D base: t E base: x, type R/W, off pe R/W, off type R/W, o ype R/W, o	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x40 ffset 0x404, iset 0x404, iffset 0x404, iffset 0x404 ffset 0x404	000 000 000 000 000, reset 0 0, reset 0x0 8, reset 0x0 C, reset 0x0 , reset 0x00	0000.0000 (s	(see page 2 ee page 23 (see page 2 (see page 2 (see page 2 see page 2	234) 5) 236) 237) 237) 238)						 IR S S J BE EV EV			
GPIO Por GPIO Por GPIO Por GPIODATA GPIODATA GPIOIS, ty GPIOIE, t GPIOIE, t GPIOIE, t	t B base: t C base: t D base: t E base: x, type R/W, of pe R/W, off type R/W, of ype R/W, of ype R/W, of	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x400 ; set 0x404, ; ffset 0x404, ; ffset 0x404 ffset 0x404 ffset 0x410 ; fset 0x414	000 000 000 000 000 00, reset 0 0, reset 0x0 8, reset 0x0 C, reset 0x0 , reset 0x0	0000.0000 (s 00000 (s 0000.0000 (s 00000 (s 0000 (s 00000 (s 00000 (s 0000 (s 0))))	(see page 2 ee page 23 (see page 2 (see page 2 see page 2 see page 23	234) 5) 336) 337) 38) 39)									
GPIO Por GPIO Por GPIO Por GPIODATA GPIODATA GPIOIS, ty GPIOIE, t GPIOIE, t GPIOIE, t	t B base: t C base: t D base: t E base: x, type R/W, off pe R/W, off type R/W, o ype R/W, o	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x400 ; set 0x404, ; ffset 0x404, ; ffset 0x404 ffset 0x404 ffset 0x410 ; fset 0x414	000 000 000 000 000 00, reset 0 0, reset 0x0 8, reset 0x0 C, reset 0x0 , reset 0x0	0000.0000 (s 00000 (s 0000 (s 00000 (s 00000 (s 0000 (s 00000 (s 0000 (s 0))))	(see page 2 ee page 23 (see page 2 (see page 2 see page 2 see page 23	234) 5) 336) 337) 38) 39)						 IR S S J BE EV EV			
GPIO Por GPIO Por GPIO Por GPIODATA GPIODATA GPIOIS, ty GPIOIE, t GPIOIE, t GPIOIE, t	t B base: t C base: t D base: t E base: x, type R/W, of pe R/W, off type R/W, of ype R/W, of ype R/W, of	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x400 ; set 0x404, ; ffset 0x404, ; ffset 0x404 ffset 0x404 ffset 0x410 ; fset 0x414	000 000 000 000 000 00, reset 0 0, reset 0x0 8, reset 0x0 C, reset 0x0 , reset 0x0	0000.0000 (s 00000 (s 0000 (s 00000 (s 00000 (s 0000 (s 00000 (s 0000 (s 0))))	(see page 2 ee page 23 (see page 2 (see page 2 see page 2 see page 23	234) 5) 336) 337) 38) 39)						 IR S S J BE EV EV			
GPIO Por GPIO Por GPIO Por GPIODATA GPIODATA GPIOIS, ty GPIOIS, ty GPIOIEV, t GPIOIEV, t	t B base: t C base: t D base: t E base: x, type R/W, of pe R/W, off type R/W, of ype R/W, of ype R/W, of	0x4000.4 0x4000.5 0x4000.5 0x4000.7 0x4002.4 , offset 0x400 , ffset 0x404 , ffset 0x404, ffset 0x404, ffset 0x404 ffset 0x410 fset 0x414 ffset 0x418	000 000 000 000 000 00, reset 0x0 0, reset 0x00 8, reset 0x00 c, reset 0x00 c, reset 0x00 g, reset 0x00	0000.0000 (s	(see page 2 ee page 23 (see page 2 (see page 2 (see page 2 see page 23 see page 23 see page 23	234) 234) 55) 236) 237) 238) 239) 240)									
GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA GPIOIR, t GPIOIS, ty GPIOIEV, t GPIOIEV, t GPIOIR, t GPIOIR, t	t B base: t C base: t D base: t E base: x, type R/W, of pe R/W, off type R/W, of pe R/W, of type R/W, of type R/W, of type R/W, of	0x4000.4 0x4000.5 0x4000.5 0x4000.7 0x4002.4 , offset 0x400 , ffset 0x404 , ffset 0x404, ffset 0x404, ffset 0x404 ffset 0x410 fset 0x414 ffset 0x418	000 000 000 000 000 00, reset 0x0 0, reset 0x00 8, reset 0x00 c, reset 0x00 c, reset 0x00 g, reset 0x00	0000.0000 (s	(see page 2 ee page 23 (see page 2 (see page 2 (see page 2 see page 23 see page 23 see page 23	234) 234) 55) 236) 237) 238) 239) 240)									

00 00	00	07	00	05	0.4	00	00	04	00	40	40	47	10
30 29	28	27	26	25	24	23	22	21	20	19	18	17	16 0
				9	8	1	6	5	4	3	2	1	0
type R/W, offset	t 0x420, reset	- (see page	e 242)							1			
									AF	SEL			
ype R/W, offset	0x500, reset (	x0000.00F	F (see page	e 244)									
									DF	RV2			
vpe R/W. offset	0x504. reset (	)x0000.000	0 (see page	e 245)									
	,												
									DE	 2\/4			
une D/M offerst	0vE00 react (		0 /222 222	246)									
ype R/W, onset	uxsuo, reset t		u (see page	= 240)									
									DF	RV8			
pe R/W, offset 0	x50C, reset 0	x0000.0000	(see page	247)									
									OI	DE			
pe R/W, offset 0	x510, reset 0x	0000.00FF	(see page	248)									
									PI	JE			
ne R/W offect 0	514 resot 0	0000 0000	(see page )	249)		1							
pe R/W, onset u	(J14, Teset 07		(see page i	243)									
									PL	DE			
pe R/W, offset 0	(518, reset 0x	0000.0000	(see page 2	250)									
									SI	RL			
pe R/W, offset 0	x51C, reset 0	x0000.00FF	(see page	251)									
									DI	I EN			
04 type RO offs	et 0xED0_res	set 0x0000	0000 (see r	nage 252)		1							
54, type ito, on	Jet UXI D0, 163			Jage 202)									
									DI				
									PI	D4			
D5, type RO, offs	set 0xFD4, res	set 0x0000.	<b>0000</b> (see p	page 253)									
									PI	D5			
D6, type RO, offs	set 0xFD8, res	set 0x0000.	<b>0000</b> (see p	page 254)									
									PI	D6			
07. type RO. offs	et 0xFDC, re	set 0x0000.	0000 (see	page 255)		1							
- , , , , , , , , , , , , , , , , , , ,													
									10	D7			
									PI	וט			
JU, type RO, offs	set 0xFE0, res	set 0x0000.	<b>0061</b> (see p	bage 256)									
									PI	D0			
D1, type RO, offs	set 0xFE4, res	set 0x0000.	0000 (see p	bage 257)									
									PI	D1			
		ot 0x0000	0018 (see r	page 258)		1							
02. type RO offe	set 0xFF8 res												
D2, type RO, offs	set 0xFE8, res												
D2, type RO, offs	set 0xFE8, res												
									PI	D2			
D2, type RO, offs D3, type RO, offs				page 259)					PI	D2			
				page 259)					PI	D2			
	ype R/W, offset ( ype R/W, offset ( ype R/W, offset () pe R/W, off	type R/W, offset 0x420, reset ype R/W, offset 0x500, reset ( ype R/W, offset 0x504, reset ( ype R/W, offset 0x508, reset ( pe R/W, offset 0x500, reset 0 pe R/W, offset 0x510, reset 0 pe R/W, offset 0x510, reset 0 pe R/W, offset 0x514, reset 0 pe R/W, offset 0x514, reset 0 pe R/W, offset 0x516, reset 0 pe R/W, offset 0xFD0, reset 0 pe R/W, offset 0 pe R/W, of	type R/W, offset 0x420, reset - (see page ype R/W, offset 0x500, reset 0x0000.000 ype R/W, offset 0x504, reset 0x0000.000 ype R/W, offset 0x508, reset 0x0000.000 pe R/W, offset 0x50C, reset 0x0000.000 pe R/W, offset 0x510, reset 0x0000.000 pe R/W, offset 0x514, reset 0x0000.0000 pe R/W, offset 0x514, reset 0x0000.0000 pe R/W, offset 0x514, reset 0x0000.0000 pe R/W, offset 0x516, reset 0x0000.0000 pe R/W, offset 0xFD0, reset 0x0000.0000 pe R/W	type R/W, offset 0x420, reset - (see page 242) ype R/W, offset 0x500, reset 0x0000.00FF (see page ype R/W, offset 0x504, reset 0x0000.0000 (see page pe R/W, offset 0x506, reset 0x0000.0000 (see page pe R/W, offset 0x510, reset 0x0000.0000 (see page pe R/W, offset 0x510, reset 0x0000.0000 (see page pe R/W, offset 0x514, reset 0x0000.0000 (see page pe R/W, offset 0x514, reset 0x0000.0000 (see page pe R/W, offset 0x518, reset 0x0000.0000 (see page pe R/W, offset 0x516, reset 0x0000.0000 (see page pe R/W, offset 0x518, reset 0x0000.0000 (see page pe R/W, offset 0x516, reset 0x0000.0000 (see page pe R/W, offset 0x516, reset 0x0000.0000 (see page pe R/W, offset 0x518, reset 0x0000.0000 (see page pe R/W, offset 0x516, reset 0x0000.0000 (see page pe R/W, offset 0xFD4, reset 0x0000.0000 (see page pe R/W, offset 0xFD4, reset 0x0000.0000 (see page pe R/W, type RO, offset 0xFD8, reset 0x0000.0000 (see page pe R/W, type RO, offset 0xFD8, reset 0x0000.0000 (see page pe R/W, type RO, offset 0xFD8, reset 0x0000.0000 (see page pe R/W, type RO, offset 0xFD8, reset 0x0000.0000 (see page pe R/W, type RO, offset 0xFD8, reset 0x0000.0000 (see page pe R/W, type RO, offset 0xFD6, reset 0x0000.0000 (see page pe R/W, type RO, offset 0xFD6, reset 0x0000.0000 (see page pe R/W, type RO, offset 0xFD6, reset 0x0000.0000 (see page pe R/W, type RO, offset 0xFE0, reset 0x0000.0000 (see page pe R/W, type RO, offset 0xFE0, reset 0x0000.0000 (see page pe R/W, type RO, type		type R/W, offset 0x420, reset - (see page 242)           ype R/W, offset 0x500, reset 0x0000.00FF (see page 244)           ype R/W, offset 0x504, reset 0x0000.0000 (see page 245)           ype R/W, offset 0x508, reset 0x0000.0000 (see page 246)           ype R/W, offset 0x50C, reset 0x0000.0000 (see page 246)           ype R/W, offset 0x50C, reset 0x0000.0000 (see page 247)           ype R/W, offset 0x510, reset 0x0000.0000 (see page 247)           ype R/W, offset 0x5110, reset 0x0000.0000 (see page 248)           ype R/W, offset 0x514, reset 0x0000.0000 (see page 249)           ype R/W, offset 0x514, reset 0x0000.0000 (see page 250)           ype R/W, offset 0x516, reset 0x0000.0000 (see page 251)           ype R/W, offset 0x51C, reset 0x0000.0000 (see page 252)           ype R/W, offset 0x51C, reset 0x0000.0000 (see page 252)           ype R/W, offset 0x51C, reset 0x0000.0000 (see page 252)           ype R/W, offset 0xFD4, reset 0x0000.0000 (see page 252)           ype R/W, offset 0xFD4, reset 0x0000.0000 (see page 252)           ype R/W, offset 0xFD4, reset 0x0000.0000 (see page 252)           ype R/W, offset 0xFD8, reset 0x0000.0000 (see page 253)           ype R/W, offset 0xFD8, reset 0x0000.0000 (see page 255)           ype R/W, offset 0xFD8, reset 0x0000.0000 (see page 255)	type R/W, offset 0x420, reset - (see page 242)           ype R/W, offset 0x500, reset 0x0000.00FF (see page 244)           ype R/W, offset 0x504, reset 0x0000.0000 (see page 245)           ype R/W, offset 0x508, reset 0x0000.0000 (see page 246)           ype R/W, offset 0x508, reset 0x0000.0000 (see page 246)           ype R/W, offset 0x506, reset 0x0000.0000 (see page 247)           ype R/W, offset 0x506, reset 0x0000.0000 (see page 248)           ype R/W, offset 0x510, reset 0x0000.0000 (see page 248)           ype R/W, offset 0x510, reset 0x0000.0000 (see page 249)           ype R/W, offset 0x514, reset 0x0000.0000 (see page 249)           ype R/W, offset 0x514, reset 0x0000.0000 (see page 250)           ype R/W, offset 0x514, reset 0x0000.0000 (see page 250)           ype R/W, offset 0x514, reset 0x0000.0000 (see page 250)           ype R/W, offset 0x514, reset 0x0000.0000 (see page 250)           ype R/W, offset 0x514, reset 0x0000.0000 (see page 250)           ype R/W, offset 0x514, reset 0x0000.0000 (see page 252)           ype R/W, offset 0xFD4, reset 0x0000.0000 (see page 252)           ype R/W, offset 0xFD4, reset 0x0000.0000 (see page 253)           ype R/W, offset 0xFD4, reset 0x0000.0000 (see page 253)           ype R/W, offset 0xFD4, reset 0x0000.0000 (see page 255)           ype R/W, offset 0xFD4, reset 0x0000.0000 (see page 255)           ype R/W, offset 0xFD6, reset 0x0000.0000 (see page 255)	type R/W, offset 0x420, reset - (see page 242)           ype R/W, offset 0x500, reset 0x0000.000F (see page 244)           ype R/W, offset 0x504, reset 0x0000.0000 (see page 245)           ype R/W, offset 0x504, reset 0x0000.0000 (see page 246)           ype R/W, offset 0x506, reset 0x0000.0000 (see page 246)           ype R/W, offset 0x506, reset 0x0000.0000 (see page 247)           ype R/W, offset 0x506, reset 0x0000.0000 (see page 248)           ype R/W, offset 0x510, reset 0x0000.0000 (see page 248)           ype R/W, offset 0x511, reset 0x0000.0000 (see page 249)           ype R/W, offset 0x514, reset 0x0000.0000 (see page 249)           ype R/W, offset 0x514, reset 0x0000.0000 (see page 249)           ype R/W, offset 0x514, reset 0x0000.0000 (see page 250)           ype R/W, offset 0x516, reset 0x0000.0000 (see page 251)           ype R/W, offset 0x516, reset 0x0000.0000 (see page 252)           ype R/W, offset 0x516, reset 0x0000.0000 (see page 252)           ype R/W, offset 0xFD0, reset 0x0000.0000 (see page 252)           ype R/W, offset 0xFD0, reset 0x0000.0000 (see page 252)           ype R/W, offset 0xFD0, reset 0x0000.0000 (see page 253)           ype R/W, offset 0xFD0, reset 0x0000.0000 (see page 255)           ype R/W, offset 0xFE0, reset 0x0000.0000 (see page 255)           ype R/W, offset 0xFE0, reset 0x0000.0000 (see page 255)	type R/W, offset 0x420, reset - (see page 242)	type R/W, offset 0x420, reset 0x0000.00FF (see page 244)         AF:           ype R/W, offset 0x500, reset 0x0000.00FF (see page 244)         DF           ype R/W, offset 0x500, reset 0x0000.0000 (see page 245)         DF           ype R/W, offset 0x500, reset 0x0000.0000 (see page 246)         DF           ype R/W, offset 0x500, reset 0x0000.0000 (see page 247)         DF           ype R/W, offset 0x500, reset 0x0000.000F (see page 247)         DF           ype R/W, offset 0x510, reset 0x0000.0000 (see page 247)         DF           ype R/W, offset 0x510, reset 0x0000.0000 (see page 249)         DF           ype R/W, offset 0x510, reset 0x0000.0000 (see page 249)         PF           ype R/W, offset 0x510, reset 0x0000.0000 (see page 250)         SF           ype R/W, offset 0x510, reset 0x0000.0000 (see page 250)         SF           ype R/W, offset 0x510, reset 0x0000.0000 (see page 250)         SF           ype R/W, offset 0x510, reset 0x0000.0000 (see page 251)         SF           ype R/W, offset 0xFD0, reset 0x0000.0000 (see page 252)         PF           ype R/W, offset 0xFD0, reset 0x0000.0000 (see page 253)         PF           ype R/W, offset 0xFD0, reset 0x0000.0000 (see page 255)         PF           ype R/W, offset 0xFE0, reset 0x0000.0000 (see page 255)         PF           ype R/W, offset 0xFE0, reset 0x0000.0000 (see page 255)         PF           ype R	type R/W, offset 0x500, reset 0x0000.00FF (see page 244)	type RW, offset 0x420, reset - (see page 242)         AFSEL           ype RW, offset 0x500, reset 0x0000.00FF (see page 245)         DRV2           ype RW, offset 0x504, reset 0x0000.0000 (see page 245)         DRV4           ype RW, offset 0x505, reset 0x0000.0000 (see page 246)         DRV4           ype RW, offset 0x506, reset 0x0000.000F (see page 246)         DRV4           ype RW, offset 0x506, reset 0x0000.000F (see page 246)         DRV4           ype RW, offset 0x500, reset 0x0000.000F (see page 246)         DRV4           ype RW, offset 0x500, reset 0x0000.000F (see page 246)         DRV4           ype RW, offset 0x510, reset 0x0000.000F (see page 246)         DRV4           ype RW, offset 0x510, reset 0x0000.000F (see page 246)         DRV4           ype RW, offset 0x510, reset 0x0000.000F (see page 246)         DRV4           ype RW, offset 0x510, reset 0x0000.000F (see page 240)         PUE           ype RW, offset 0x514, reset 0x0000.0000 (see page 250)         PUE           ype RV, offset 0x516, reset 0x0000.0000 (see page 251)         DEN           ype RO, offset 0x510, reset 0x0000.0000 (see page 252)         PID4           ype RO, offset 0xFD0, reset 0x0000.0000 (see page 252)         PID5           ype RO, offset 0xFD0, reset 0x0000.0000 (see page 252)         PID5           ype RO, offset 0xFD0, reset 0x0000.0000 (see page 252)         PID5	type R/W, offset 0x500, reset 0x0000.000F (see page 244)         AFSEL           ype R/W, offset 0x504, reset 0x0000.000F (see page 245)         DRV2           ype R/W, offset 0x504, reset 0x0000.0000 (see page 245)         DRV2           ype R/W, offset 0x504, reset 0x0000.0000 (see page 245)         DRV2           ype R/W, offset 0x504, reset 0x0000.0000 (see page 245)         DRV2           ype R/W, offset 0x504, reset 0x0000.0000 (see page 246)         DRV3           ype R/W, offset 0x504, reset 0x0000.0000 (see page 247)         DRV3           ype R/W, offset 0x514, reset 0x0000.0000 (see page 248)         DRV3           ype R/W, offset 0x514, reset 0x0000.0000 (see page 248)         DRV3           ype R/W, offset 0x514, reset 0x0000.0000 (see page 248)         DRV3           ype R/W, offset 0x514, reset 0x0000.0000 (see page 248)         DRV3           ype R/W, offset 0x514, reset 0x0000.0000 (see page 248)         DRV3           ype R/W, offset 0x514, reset 0x0000.0000 (see page 248)         DRV3           ype R/W, offset 0x514, reset 0x0000.0000 (see page 248)         DRV3           ype R/W, offset 0x514, reset 0x0000.0000 (see page 248)         DRV3           ype R/W, offset 0x514, reset 0x0000.0000 (see page 248)         DEV           ype R/W, offset 0x514, reset 0x0000.0000 (see page 251)         DEV           ype R/W, offset 0x514, reset 0x00000.0000 (see page 252)         DEV

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOPCe	ellID0, type F	RO, offset (	0xFF0, rese	et 0x0000.0	00D (see pa	age 260)									
											CI	D0			
GPIOPC	ellID1, type F	RO, offset (	0xFF4, rese	t 0x0000.0	0F0 (see pa	age 261)		1							
		,													
											CI	D1			
GPIOPCe	ellID2, type F	α, onset i	JXFF8, rese	et UXUUUU.U	005 (see pa	ige 262)									
											CI	D2			
GPIOPCe	ellID3, type F	RO, offset (	0xFFC, rese	et 0x0000.0	0B1 (see p	age 263)									
											CI	D3			
Genera	al-Purpos	e Timer	s												
	base: 0x400														
Timer1 I	base: 0x400	03.1000													
Timer2	base: 0x400	03.2000													
GPTMCF	G, type R/W	, offset 0x0	000, reset 0	x0000.000	0 (see page	276)									
														GPTMCFG	
GPTMTA	MR, type R/\	N, offset 0	x004, reset	0x0000.00	00 (see pag	je 277)									
						-									
												TAAMS	TACMR	TAI	MR
COTMTR	MR, type R/	N offeet 0	×009 rooot	0~0000.00	00 (000 00)	10.270)								.,	
SPINID	wirk, type k/			UXUUUU.UU	uu (see bac	10 279)									
		, 0001 0		1	( μ										
		.,			(										
												TBAMS	TBCMR	TBI	MR
GPTMCT	L, type R/W,											TBAMS	TBCMR	TBI	MR
GPTMCT	<sup>-</sup> L, type R/W,											TBAMS	TBCMR	TBI	MR
GPTMCT	<b>L, type R/W,</b> TBPWML			x0000.000			TBEN		TAPWML	TAOTE	RTCEN		TBCMR	TASTALL	
		offset 0x0	OC, reset 0	x0000.000	0 (see page VENT	281) TBSTALL	TBEN		TAPWML	ТАОТЕ	RTCEN				
	TBPWML	offset 0x0	OC, reset 0	x0000.000	0 (see page VENT	281) TBSTALL	TBEN		TAPWML	ТАОТЕ	RTCEN				
	TBPWML	offset 0x0	OC, reset 0	x0000.000	0 (see page VENT ) (see page	281) TBSTALL 284)			TAPWML	TAOTE	RTCEN	TAE	VENT	TASTALL	TAEN
GPTMIM	TBPWML R, type R/W,	offset 0x0 TBOTE offset 0x0	0C, reset 0 18, reset 0	x0000.000	0 (see page VENT 0 (see page CBEIM	281) TBSTALL 284) CBMIM	TBEN		TAPWML	TAOTE	RTCEN				TAEN
GPTMIM	TBPWML	offset 0x0 TBOTE offset 0x0	0C, reset 0 18, reset 0	x0000.000	0 (see page VENT 0 (see page CBEIM	281) TBSTALL 284) CBMIM			TAPWML	TAOTE	RTCEN	TAE	VENT	TASTALL	TAEN
GPTMIM	TBPWML R, type R/W,	offset 0x0 TBOTE offset 0x0	0C, reset 0 18, reset 0	x0000.000	0 (see page VENT ) (see page CBEIM (see page 2	281) TBSTALL 284) CBMIM 286)	TBTOIM		TAPWML	TAOTE	RTCEN	TAE	CAEIM	TASTALL	TAEN
GPTMIM	TBPWML R, type R/W,	offset 0x0 TBOTE offset 0x0	0C, reset 0 18, reset 0	x0000.000	0 (see page VENT 0 (see page CBEIM	281) TBSTALL 284) CBMIM 286)			TAPWML	TAOTE	RTCEN	TAE	VENT	TASTALL	TAEN
GPTMIM GPTMRI	TBPWML R, type R/W,	offset 0x0 TBOTE offset 0x0	0C, reset 0 18, reset 0 C, reset 0x	x0000.0000 TBE' x0000.0000	0 (see page VENT ) (see page CBEIM (see page 2 CBERIS	281) TBSTALL 284) CBMIM 286) CBMRIS	TBTOIM		TAPWML	TAOTE	RTCEN	TAE	CAEIM	TASTALL	TAEN
gptmim gptmri:	TBPWML R, type R/W, S, type RO, c	offset 0x0 TBOTE offset 0x0	0C, reset 0 18, reset 0 C, reset 0x	x0000.0000 TBE' x0000.0000	0 (see page VENT ) (see page CBEIM (see page 2 CBERIS	281) TBSTALL 284) CBMIM 286) CBMRIS	TBTOIM		TAPWML	TAOTE	RTCEN	TAE	CAEIM	TASTALL	TAEN
gptmim gptmri:	TBPWML R, type R/W, S, type RO, c	offset 0x0 TBOTE offset 0x0	0C, reset 0 18, reset 0 C, reset 0x	x0000.0000 TBE' x0000.0000	0 (see page VENT ) (see page CBEIM (see page 2 CBERIS (see page 2	281) TBSTALL 284) CBMIM 286) CBMRIS	TBTOIM		TAPWML	TAOTE	RTCEN	TAE' RTCIM RTCRIS	CAEIM	CAMRIS	TAEN
gptmim gptmri: gptmmi	TBPWML R, type R/W, S, type RO, c	offset 0x0 TBOTE offset 0x0 offset 0x01	0C, reset 0 18, reset 0 C, reset 0x 0, reset 0x	x0000.0000 TBE x0000.0000 0000.0000	0 (see page VENT ) (see page CBEIM (see page 2 CBERIS (see page 2	281) TBSTALL 284) CBMIM 886) CBMRIS 887) CBMMIS	TBTOIM		TAPWML	TAOTE	RTCEN	TAE' RTCIM RTCRIS	VENT CAEIM CAERIS	CAMRIS	TAEN
gptmim gptmri: gptmmi	TBPWML R, type R/W, S, type RO, c	offset 0x0 TBOTE offset 0x0 offset 0x01	0C, reset 0 18, reset 0 C, reset 0x 0, reset 0x	x0000.0000 TBE x0000.0000 0000.0000	0 (see page VENT ) (see page CBEIM (see page 2 CBERIS (see page 2	281) TBSTALL 284) CBMIM 886) CBMRIS 887) CBMMIS	TBTOIM		TAPWML	TAOTE	RTCEN	TAE' RTCIM RTCRIS	VENT CAEIM CAERIS	CAMRIS	TAEN
GPTMIM GPTMRI GPTMMI	TBPWML R, type R/W, S, type RO, c	offset 0x0 TBOTE offset 0x0 offset 0x01	0C, reset 0 18, reset 0 C, reset 0x 0, reset 0x	x0000.0000 TBE x0000.0000 0000.0000	0 (see page VENT ) (see page CBEIM (see page 2 CBERIS (see page 2 CBEMIS 0 (see page	281) TBSTALL 284) CBMIM 286) CBMRIS 287) CBMMIS 288)	TBTOIM		TAPWML	TAOTE	RTCEN	TAE <sup>1</sup> RTCIM RTCRIS	CAERIS CAEMIS	CAMIN	TATON TATON TATON
GPTMIN GPTMRIS GPTMMI	TBPWML R, type R/W, S, type RO, c S, type RO, c R, type W1C,	offset 0x0 TBOTE offset 0x0 offset 0x01 offset 0x02	0C, reset 0 18, reset 0 C, reset 0x 0, reset 0x 224, reset 0	x0000.0000	0 (see page VENT 1 (see page CBEIM (see page 2 CBERIS (see page 2 CBERIS (see page 2 CBERIS 0 (see page 2 CBERIS	281) TBSTALL 284) CBMIM 286) CBMRIS 287) CBMMIS 288) CBMCINT	TBTOIM		TAPWML	TAOTE	RTCEN	TAE <sup>1</sup> RTCIM RTCRIS	VENT CAEIM CAERIS	CAMIN	TATON TATON TATON
GPTMIN GPTMRIS GPTMMI	TBPWML R, type R/W, S, type RO, c	offset 0x0 TBOTE offset 0x0 offset 0x01 offset 0x02	0C, reset 0 18, reset 0 C, reset 0x 0, reset 0x 224, reset 0	x0000.0000	0 (see page VENT 1 (see page CBEIM (see page 2 CBERIS (see page 2 CBERIS (see page 2 CBERIS 0 (see page 2 CBERIS	281) TBSTALL 284) CBMIM 286) CBMRIS 287) CBMMIS 288) CBMCINT	TBTOIM TBTORIS TBTOMIS TBTOCINT		TAPWML	TAOTE	RTCEN	TAE <sup>1</sup> RTCIM RTCRIS	CAERIS CAEMIS	CAMIN	TATON TATON TATON
GPTMIN GPTMRIS GPTMMI GPTMICI	TBPWML R, type R/W, S, type RO, c S, type RO, c R, type W1C,	offset 0x0 TBOTE offset 0x0 offset 0x01 offset 0x02	0C, reset 0 18, reset 0 C, reset 0x 0, reset 0x 224, reset 0	x0000.0000	0 (see page VENT 1 (see page CBEIM (see page 2 CBERIS (see page 2 CBERIS (see page 2 CBERIS 0 (see page 2 CBERIS	281) TBSTALL 284) CBMIM 286) CBMRIS 287) CBMMIS 288) CBMCINT	TBTOIM TBTORIS TBTOMIS TBTOCINT		TAPWML	TAOTE	RTCEN	TAE <sup>1</sup> RTCIM RTCRIS	CAERIS CAEMIS	CAMIN	TATOR
GPTMIN GPTMRIS GPTMICI GPTMICI	TBPWML R, type R/W, S, type RO, c S, type RO, c R, type W1C, ILR, type R/	offset 0x0 TBOTE offset 0x01 offset 0x02 offset 0x02 w, offset 0x02	0C, reset 0 18, reset 0 C, reset 0x 0, reset 0x 024, reset 0 x028, reset	x0000.0000 TBE' x0000.0000 0000.0000 0000.0000 x0000.0000	0 (see page VENT ) (see page CBEIM (see page 2 CBERIS (see page 2 CBERIS 0 (see page CBECINT FFF (see page	281) TBSTALL 284) CBMIM 286) CBMRIS 287) CBMRIS 288) CBMCINT ge 290)	TBTOIM TBTORIS TBTOMIS TBTOCINT	LRH	TAPWML	TAOTE	RTCEN	TAE <sup>1</sup> RTCIM RTCRIS	CAERIS CAEMIS	CAMIN	TATON TATON TATON
GPTMIN GPTMRIS GPTMICI GPTMICI	TBPWML R, type R/W, S, type RO, c S, type RO, c R, type W1C,	offset 0x0 TBOTE offset 0x01 offset 0x02 offset 0x02 w, offset 0x02	0C, reset 0 18, reset 0 C, reset 0x 0, reset 0x 024, reset 0 x028, reset	x0000.0000 TBE' x0000.0000 0000.0000 0000.0000 x0000.0000	0 (see page VENT ) (see page CBEIM (see page 2 CBERIS (see page 2 CBERIS 0 (see page CBECINT FFF (see page	281) TBSTALL 284) CBMIM 286) CBMRIS 287) CBMRIS 288) CBMCINT ge 290)	TBTOIM TBTORIS TBTOMIS TBTOCINT		TAPWML	TAOTE	RTCEN	TAE <sup>1</sup> RTCIM RTCRIS	CAERIS CAEMIS	CAMIN	TATON TATON TATON
GPTMIN GPTMRIS GPTMMI GPTMICI	TBPWML R, type R/W, S, type RO, c S, type RO, c R, type W1C, ILR, type R/	offset 0x0 TBOTE offset 0x01 offset 0x02 offset 0x02 w, offset 0x02	0C, reset 0 18, reset 0 C, reset 0x 0, reset 0x 024, reset 0 x028, reset	x0000.0000 TBE' x0000.0000 0000.0000 0000.0000 x0000.0000	0 (see page VENT ) (see page CBEIM (see page 2 CBERIS (see page 2 CBERIS 0 (see page CBECINT FFF (see page	281) TBSTALL 284) CBMIM 286) CBMRIS 287) CBMRIS 288) CBMCINT ge 290)	TBTOIM TBTORIS TBTOMIS TBTOCINT		Image: Control of the section of the sectio	TAOTE	RTCEN	TAE <sup>1</sup> RTCIM RTCRIS	CAERIS CAEMIS	CAMIN	TAEN TATOIN TATORI TATORI
GPTMIN GPTMRIS GPTMMI GPTMICI	TBPWML R, type R/W, S, type RO, c S, type RO, c R, type W1C, ILR, type R/	offset 0x0 TBOTE offset 0x01 offset 0x02 offset 0x02 w, offset 0x02	0C, reset 0 18, reset 0 C, reset 0x 0, reset 0x 024, reset 0 x028, reset	x0000.0000 TBE' x0000.0000 0000.0000 0000.0000 x0000.0000	0 (see page VENT ) (see page CBEIM (see page 2 CBERIS (see page 2 CBERIS 0 (see page CBECINT FFF (see page	281) TBSTALL 284) CBMIM 286) CBMRIS 287) CBMRIS 288) CBMCINT ge 290)	TBTOIM TBTORIS TBTOMIS TBTOCINT TBTOCINT TAII TAII		Image: Control of the section of the sectio	TAOTE	RTCEN	TAE <sup>1</sup> RTCIM RTCRIS	CAERIS CAEMIS	CAMIN	TAEN TATOIN TATORI TATORI
GPTMIN GPTMRIS GPTMICI GPTMICI GPTMTA	TBPWML R, type R/W, S, type RO, c S, type RO, c R, type W1C, ILR, type R/	offset 0x0 TBOTE offset 0x0 offset 0x01 offset 0x02 offset 0x02 W, offset 0x0 W, offset 0	00C, reset 0 18, reset 0 C, reset 0x 0, reset 0x 124, reset 0 x028, reset x0226, reset	x0000.0000 TBE x0000.0000 0000.0000 0000.0000 x0000.0000 0xFFFF.Ff t 0x0000.FI	0 (see page VENT ) (see page CBEIM (see page 2 CBERIS (see page 2 CBERIS 0 (see page CBECINT FFF (see pa	281) TBSTALL 284) CBMIM 286) CBMRIS 288) CBMMIS 288) CBMCINT ge 290) ge 291)	TBTOIM TBTORIS TBTOMIS TBTOCINT TBIOCINT TAII		Image: Control of the section of the sectio	TAOTE	RTCEN	TAE <sup>1</sup> RTCIM RTCRIS	CAERIS CAEMIS	CAMIN	TAEN TATOIN TATORI TATORI
GPTMIN GPTMRIS GPTMICI GPTMICI GPTMTA	TBPWML R, type R/W, S, type RO, c S, type RO, c R, type W1C, ILR, type W1C, BILR, type R/	offset 0x0 TBOTE offset 0x0 offset 0x01 offset 0x02 offset 0x02 W, offset 0x0 W, offset 0	00C, reset 0 18, reset 0 C, reset 0x 0, reset 0x 124, reset 0 x028, reset x0226, reset	x0000.0000 TBE x0000.0000 0000.0000 0000.0000 x0000.0000 0xFFFF.Ff t 0x0000.FI	0 (see page VENT ) (see page CBEIM (see page 2 CBERIS (see page 2 CBERIS 0 (see page CBECINT FFF (see pa	281) TBSTALL 284) CBMIM 286) CBMRIS 288) CBMMIS 288) CBMCINT ge 290) ge 291)	TBTOIM TBTORIS TBTOMIS TBTOCINT TAII TAII TAI	LRL	Image: Control of the contro	TAOTE	RTCEN	TAE <sup>1</sup> RTCIM RTCRIS	CAERIS CAEMIS	CAMIN	TATON TATON TATON
GPTMIN GPTMRIS GPTMICI GPTMICI GPTMTA	TBPWML R, type R/W, S, type RO, c S, type RO, c R, type W1C, ILR, type W1C, BILR, type R/	offset 0x0 TBOTE offset 0x0 offset 0x01 offset 0x02 offset 0x02 W, offset 0x0 W, offset 0	00C, reset 0 18, reset 0 C, reset 0x 0, reset 0x 124, reset 0 x028, reset x0226, reset	x0000.0000 TBE x0000.0000 0000.0000 0000.0000 x0000.0000 0xFFFF.Ff t 0x0000.FI	0 (see page VENT ) (see page CBEIM (see page 2 CBERIS (see page 2 CBERIS 0 (see page CBECINT FFF (see pa	281) TBSTALL 284) CBMIM 286) CBMRIS 288) CBMMIS 288) CBMCINT ge 290) ge 291)	TBTOIM TBTORIS TBTOMIS TBTOCINT TAII TAII TAI	LRL LRL	Image: Control of the section of the sectio	TAOTE	RTCEN	TAE <sup>1</sup> RTCIM RTCRIS	CAERIS CAEMIS	CAMIN	TATON TATON TATON
GPTMIN GPTMRIS GPTMMI GPTMICI GPTMTA GPTMTB	TBPWML R, type R/W, S, type RO, c S, type RO, c S, type RO, c R, type W1C, BILR, type R/M BILR, type R/M	offset 0x0 TBOTE offset 0x01 offset 0x01 offset 0x02 offset 0x02 w, offset 0x0 W, offset 0 W, offset 0	0C, reset 0 18, reset 0 C, reset 0x 0, reset 0x 0, reset 0x 24, reset 0 x028, reset x02C, reset fset 0x030,	x0000.0000 TBE' x0000.0000 0000.0000 0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000 x0000.0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x00000 x0000 x0000 x00000 x0000 x0000 x00000 x	0 (see page VENT ) (see page CBEIM (see page 2 CBERIS (see page 2 CBEMIS 0 (see page CBECINT FFF (see page FFF (see page FFF (see page	281) TBSTALL 284) CBMIM 286) CBMRIS 288) CBMMIS 288) CBMCINT ge 290) ge 291) ge 291)	TBTOIM TBTORIS TBTORIS TBTOCINT TBTOCINT TAII TAII TAI 12) TAIN	LRL	Image: Control of the section of the sectio	TAOTE	RTCEN	TAE <sup>1</sup> RTCIM RTCRIS	CAERIS CAEMIS	CAMIN	TATON TATON TATON
GPTMIN GPTMRIS GPTMMI GPTMICI GPTMTA GPTMTB	TBPWML R, type R/W, S, type RO, c S, type RO, c R, type W1C, ILR, type W1C, BILR, type R/	offset 0x0 TBOTE offset 0x01 offset 0x01 offset 0x02 offset 0x02 w, offset 0x0 W, offset 0 W, offset 0	0C, reset 0 18, reset 0 C, reset 0x 0, reset 0x 0, reset 0x 24, reset 0 x028, reset x02C, reset fset 0x030,	x0000.0000 TBE' x0000.0000 0000.0000 0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000 x0000.0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x00000 x0000 x0000 x00000 x0000 x0000 x00000 x	0 (see page VENT ) (see page CBEIM (see page 2 CBERIS (see page 2 CBEMIS 0 (see page CBECINT FFF (see page FFF (see page FFF (see page	281) TBSTALL 284) CBMIM 286) CBMRIS 288) CBMMIS 288) CBMCINT ge 290) ge 291) ge 291)	TBTOIM TBTORIS TBTORIS TBTOCINT TBTOCINT TAII TAII TAI 12) TAIN	LRL LRL	Image: Control of the sector of the		RTCEN	TAE <sup>1</sup> RTCIM RTCRIS	CAERIS CAEMIS	CAMIN	TATON TATON TATON
GPTMIN GPTMRIS GPTMICI GPTMICI GPTMTA GPTMTB	TBPWML R, type R/W, S, type RO, c S, type RO, c S, type RO, c R, type W1C, BILR, type R/M BILR, type R/M	offset 0x0 TBOTE offset 0x01 offset 0x01 offset 0x02 offset 0x02 w, offset 0x0 W, offset 0 W, offset 0	0C, reset 0 18, reset 0 C, reset 0x 0, reset 0x 0, reset 0x 24, reset 0 x028, reset x02C, reset fset 0x030,	x0000.0000 TBE' x0000.0000 0000.0000 0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000.0000 x0000 x0000.0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x0000 x00000 x0000 x0000 x00000 x0000 x0000 x00000 x	0 (see page VENT ) (see page CBEIM (see page 2 CBERIS (see page 2 CBEMIS 0 (see page CBECINT FFF (see page FFF (see page FFF (see page	281) TBSTALL 284) CBMIM 286) CBMRIS 288) CBMMIS 288) CBMCINT ge 290) ge 291) ge 291)	TBTOIM TBTORIS TBTORIS TBTOCINT TBTOCINT TAII TAII TAI 12) TAIN	LRL LRL	Image: Control of the sector of the		RTCEN	TAE <sup>1</sup> RTCIM RTCRIS	CAERIS CAEMIS	CAMIN	TAEN

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPTMTA	PR, type R/	N. offset 0	x038. reset	0x0000.00	00 (see pag	le 294)		1							
		,		1											
											TAF	I PSR			
GPTMTB	PR, type R/	W offset 0	x03C reset	t 0x0000 00	00 (see nar	ne 295)		I							
					(000 pa	Jo 200)									
											TRE	 PSR			
GPTMTA	PMR, type F	2/W/ offset	0x040 res		000 (see p	206)						on			
	i iiiti, type i		0,040,100			lige 200)									
											TAP	 SMR			
CRTMTR	PMR, type F	P/M offect	0x044 ros		000 (see p	202 207)									
GITIMTE	i witt, type i	an, onser	0,044,163			age 201)									
											TRP	SMR			
COTMTA	B. turno BO	offeet 0x0	19 roaat 0		(000 0000	208)					TDF	Sivily			
GPTWITA	R, type RO,	onset uxu	40, reset 03	KFFFF.FFF	- (see page	290)	Тл								
								RH							
COTUTO	D 4m- DC	-H	40		<b>F</b> (200	200)	TA	axL							
GPIMIB	R, type RO,	onset 0x0	40, reset 0	x0000.FFFI	- (see page	299)									
							TO								
							TB	RL							
	dog Time														
Base 0x4	4000.0000														
WDTLOA	D, type R/W	l, offset 0x	000, reset (	0xFFFF.FFF	F (see pag	e 304)									
								Load							
							WDT	Load							
WDTVAL	UE, type RC	), offset 0x	004, reset	0xFFFF.FFI	FF (see pag	e 305)									
							WDT	Value							
							WDT	Value							
WDTCTL	, type R/W,	offset 0x00	08, reset 0x	0000.0000	(see page 3	806)				-	-	-	-		
														RESEN	INTEN
WDTICR,	type WO, o	ffset 0x000	<b>C, reset -</b> (s	see page 30	7)										
							WDT	IntClr							
							WDT	IntClr							
WDTRIS,	type RO, of	ffset 0x010	, reset 0x0	000.0000 (s	ee page 30	8)									
															WDTRIS
WDTMIS,	type RO, o	ffset 0x014	l, reset 0x0	000.0000 (s	see page 30	)9)									
															WDTMIS
WDTTES	T, type R/W	offset 0x4	18, reset 0	x0000.0000	(see page	310)									
							STALL								
WDTLOC	K, type R/W	l, offset 0x	C00, reset	0x0000.000	0 (see page	e 311)									
							WDT	Lock							
							WDT	Lock							
WDTPeri	phID4, type	RO, offset	0xFD0, res	set 0x0000.	0000 (see p	age 312)									
											PI	I D4			
WDTPeri	phID5, type	RO, offset	0xFD4. res	set 0x0000.	0000 (see r	page 313)		1							
			,		( P	<b>J</b> - ,									
											PI	 D5			
WDTPeri	phID6, type	RO, offect	0xED8 ros	set 0x0000	0000 (see r	age 314)		1				-			
	pines, type	, 511361	571 20, 163		(acc b										
											ות	 D6			
											PI	50			

15	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
10	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WDTPeriph	nID7, type I	RO, offset	0xFDC, res	set 0x0000.	.0000 (see p	bage 315)									
											PI	D7			
WDTPeriph	nID0, type I	RO, offset	0xFE0, res	et 0x0000.(	<b>0005</b> (see p	age 316)									
											PI	D0			
WDTPeriph	nID1, type I	RO, offset	0xFE4, res	et 0x0000.0	0018 (see p	age 317)		-				-			
											PI	D1			
WDTPeriph	nID2, type I	RO, offset	0xFE8, res	et 0x0000.0	0018 (see p	age 318)									
											PI	D2			
WDTPeriph	nID3, type I	RO, offset	0xFEC, res	et 0x0000.	0001 (see p	bage 319)						1			
											P	D3			
WDTPCellI	D0, type R	U, offset 0	xFF0, reset	t 0x0000.00	סטע (see pa	ige 320)									
											-				
WDTDO-	D4 4 D	0 -#	WEE4			an 201)					С	ID0			
WDTPCeilli	ט1, type R	u, onset 0	)xFF4, reset	t UXUUOO.OC	JFU (see pa	ge 321)									
											0	ID1			
WDTRCall	D2 tune B	D offeet 0	xFF8, reset	 • 0×0000 00	0E (000 D0	ao 222)					0				
WDTFCelli	D2, type K	o, onser o	IXFF0, Tesel		<b>105</b> (see pa	ye 322)									
											C	ID2			
WDTRCall	D3 type B		xFFC, rese	+ 0×0000 0	0 <b>B1</b> (see p)	323)					0	102			
WDTF Cellin	D3, type K	o, onser o	ATTO, Tese			age 525)									
											C	ID3			
Analog (	to Divite	Conve						I							
Analog-t Base 0x40		II COnve	erter (AD	<i>(</i> )											
ADCACTSS		/ offset 0x	x000. reset	0x0000.000	00 (see pag	e 334)									
ABOACIO	o, type ter	, 011001 07			de (dee pag	004)									
												ASEN3	ASEN2	ASEN1	ASEN
ADCRIS. tv	vpe RO, off	set 0x004	reset 0x00	00.0000 (s	ee page 33	5)						ASEN3	ASEN2	ASEN1	ASEN
ADCRIS, ty	vpe RO, off	set 0x004,	, reset 0x00	000.0000 (se	ee page 33	5)						ASEN3	ASEN2	ASEN1	ASENC
ADCRIS, ty	vpe RO, off	set 0x004,	, reset 0x00	000.0000 (se	ee page 33	5)						ASEN3	ASEN2	ASEN1	ASENO
_			, reset 0x00 reset 0x00												
_															
_															INRO
ADCIM, typ	be R/W, offs	set 0x008,		00.0000 (se	ee page 336	5)						INR3	INR2	INR1	INRO
ADCIM, typ	be R/W, offs	set 0x008,	reset 0x000	00.0000 (se	ee page 336	5)						INR3	INR2	INR1	INRO
ADCIM, typ	be R/W, offs	set 0x008,	reset 0x000	00.0000 (se	ee page 336	5)						INR3	INR2	INR1	INRO
ADCIM, typ	pe R/W, offs /pe R/W1C,	set 0x008, offset 0x1	reset 0x000	00.0000 (se	ee page 336	6) e 337)						INR3 MASK3	INR2 MASK2	INR1 MASK1	INR0 MASK(
ADCIM, typ	pe R/W, offs /pe R/W1C,	set 0x008, offset 0x1	reset 0x000 00C, reset 0	00.0000 (se	ee page 336	6) e 337)						INR3 MASK3	INR2 MASK2	INR1 MASK1	INR0 MASK(
ADCIM, typ	pe R/W, offs /pe R/W1C,	set 0x008, offset 0x1	reset 0x000 00C, reset 0	00.0000 (se	ee page 336	6) e 337)						INR3 MASK3	INR2 MASK2	INR1 MASK1	INR0 MASK(
ADCISC, ty ADCISC, ty ADCOSTAT	pe R/W, offs rpe R/W1C F, type R/W	set 0x008, offset 0xi 1C, offset	reset 0x000 00C, reset 0	00.0000 (se	bee page 336	age 338)						INR3 MASK3 IN3	INR2 MASK2 IN2	INR1 MASK1 IN1	INR0 MASKO IN0
ADCISC, ty ADCISC, ty ADCOSTAT	pe R/W, offs rpe R/W1C F, type R/W	set 0x008, offset 0xi 1C, offset	reset 0x000 00C, reset 0 0x010, rese	00.0000 (se	bee page 336	age 338)						INR3 MASK3 IN3	INR2 MASK2 IN2	INR1 MASK1 IN1	INR0 MASKO IN0
ADCISC, ty ADCISC, ty ADCOSTAT	pe R/W, offs rpe R/W1C F, type R/W	offset 0x008, offset 0x1 1C, offset offset 0x0	reset 0x000 00C, reset 0 0x010, rese	00.0000 (se	ee page 330 00 (see page 00000 (see p 00 (see page	age 338)						INR3 MASK3 IN3	INR2 MASK2 IN2	INR1 MASK1 IN1 OV1	INRO
ADCIM, typ ADCISC, ty ADCOSTAT ADCCMUX,	pe R/W, offs rpe R/W1C, T, type R/W1C, type R/W,	offset 0x008, offset 0x1 1C, offset offset 0x1	reset 0x000 00C, reset 0 0x010, rese	00.0000 (se	00000 (see page 00000 (see page 00000 (see page 0 (see page	age 338) 339) 339) M2						INR3 MASK3 IN3	INR2 MASK2 IN2 OV2	INR1 MASK1 IN1 OV1	INRO
ADCIM, typ ADCISC, ty ADCOSTAT ADCCMUX,	pe R/W, offs rpe R/W1C, T, type R/W1C, type R/W,	offset 0x008, offset 0x1 1C, offset offset 0x1	reset 0x000 00C, reset 0 0x010, rese 014, reset 0	00.0000 (se	00000 (see page 00000 (see page 00000 (see page 0 (see page	age 338) 339) 339) M2				M1		INR3 MASK3 IN3	INR2 MASK2 IN2 OV2	INR1 MASK1 IN1 OV1	INRO
ADCIN, typ ADCISC, ty ADCOSTAT	pe R/W, offs rpe R/W1C, T, type R/W1C, type R/W,	offset 0x008, offset 0x1 1C, offset offset 0x1	reset 0x000 00C, reset 0 0x010, rese 014, reset 0	00.0000 (se	00000 (see page 00000 (see page 00000 (see page 0 (see page	age 338) 339) 339) M2				M1		INR3 MASK3 IN3	INR2 MASK2 IN2 OV2	INR1 MASK1 IN1 OV1	INRO
ADCISC, ty ADCISC, ty ADCOSTAT ADCEMUX, ADCEMUX,	pe R/W, offs rpe R/W1C F, type R/W , type R/W, EM F, type R/W	offset 0x008, offset 0x1 1C, offset offset 0x0 3 1C, offset	reset 0x000 00C, reset 0 0x010, rese 014, reset 0	00.0000 (se	00 (see page 00000 (see p 00000 (see p 0 (see page 0 (see page E 00000 (see p	age 338) 33) age 338) 339) M2 age 342)			E			INR3 MASK3 IN3 OV3	INR2 MASK2 IN2 OV2	INR1 MASK1 IN1 OV1	INR0 MASKO IN0 OV0
ADCISC, ty ADCISC, ty ADCOSTAT ADCEMUX, ADCEMUX,	pe R/W, offs rpe R/W1C F, type R/W , type R/W, EM F, type R/W	offset 0x008, offset 0x1 1C, offset offset 0x0 3 1C, offset	reset 0x000 00C, reset 0 0x010, reset 014, reset 0 0x018, reset	00.0000 (se	00 (see page 00000 (see p 00000 (see p 0 (see page 0 (see page E 00000 (see p	age 338) 33) age 338) 339) M2 age 342)			E	M1		INR3 MASK3 IN3 OV3	INR2 MASK2 IN2 OV2	INR1 MASK1 IN1 OV1	INR0 MASKO IN0 OV0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DCPSSI	, type WO,	offset 0x02	28, reset - (s	see page 34	45)										
												SS3	SS2	SS1	SS0
ADCSAC,	, type R/W,	offset 0x03	80, reset 0x	0000.0000	(see page	346)									
														AVG	
ADCSSM	UX0, type F	R/W, offset	0x040, rese	et 0x0000.0	<b>000</b> (see p	age 347)									
		MUX7				MUX6				MUX5				MUX4	
		MUX3				MUX2				MUX1				MUX0	
	TL0, type R					• ·	DO	<b>T</b> 05	155	ENDS	Dr	T04	154		<b>D</b> 4
TS7 TS3	IE7 IE3	END7 END3	D7 D3	TS6 TS2	IE6 IE2	END6 END2	D6 D2	TS5 TS1	IE5 IE1	END5	D5 D1	TS4 TS0	IE4 IE0	END4 END0	D4 D0
						ENDZ	DZ	131	IEI	END1	DI	130	IEU	ENDU	DU
ADCOOFI	FO0, type F	to, onset t	12040, 1656	<b>i -</b> (see pay	e 352)										
										DA	TA				
ADCSSFI	FO1, type F	RO, offset 0	x068. rese	t - (see pag	e 352)					5,					
		,	,	(											
										DA	TA				
ADCSSFI	FO2, type F	RO, offset 0	)x088, rese	t - (see pag	e 352)										
										DA	TA				
ADCSSFI	FO3, type F	RO, offset 0	x0A8, rese	t - (see pag	je 352)										
										DA	TA				
ADCSSFS	STAT0, type	RO, offset	t 0x04C, res	set 0x0000.	0100 (see	page 353)									
			FULL				EMPTY		HF	PTR			TF	νTR	
ADCSSFS	STAT1, type	RO, offset	t 0x06C, res	set 0x0000.	0100 (see	page 353)									
			FULL				EMPTY		HF	PTR			TF	PTR	
ADCSSFS	STAT2, type	RO, offset	t 0x08C, res	set 0x0000.	0100 (see	page 353)									
			<b>E</b> 1.1.1				EMDT)(						T		
		<b>DO</b> (7)	FULL			0.50)	EMPTY		HF	PTR			IF	PTR	
ADCSSFS	STAT3, type	RU, offset	UXUAC, re	set ux0000	.0100 (see	page 353)									
			FULL				EMPTY		Ц	PTR			тс	۲R	
ADCSSM	UX1, type F			t 0x0000 0	000 (600 0	age 354)			11				11		
-2000IVI	SAT, type r	av, onset	0,1050		und (see b	uge 004)									
		MUX3				MUX2				MUX1				MUX0	
ADCSSM	UX2, type F		0x080. rese	et 0x0000.0	000 (see n										
	, .,	,				5,									
		MUX3				MUX2				MUX1				MUX0	
ADCSSCI	TL1, type R		)x064, rese	t 0x0000.00	)00 (see pa								1		
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
ADCSSCI	TL2, type R	/W, offset (	)x084, rese	t 0x0000.00	000 (see pa	ige 355)									
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
ADCSSM	UX3, type F	R/W, offset	0x0A0, res	et 0x0000.0	0000 (see p	age 357)									
														MUX0	

04	00	00	00	07	00	05	04	00	00	04	00	10	40	47	10
31	30	29	28	27	26	25 9	24	23	22	21 5	20	19	18	17	16
15	14	13	12	11	10		8	/	6	5	4	3	2	1	0
ADCSSCI	TL3, type R/	W, offset (	)x0A4, rese	t 0x0000.00	002 (see pa	ge 358)									
												TS0	IE0	END0	D0
ADCTMLE	B, type R/W	, offset 0x <sup>2</sup>	100, reset 0	x0000.0000	) (see page	359)									
															LB
UART0 b	sal Asyn base: 0x40 base: 0x40	00.C000	is Receiv	vers/Tra	nsmitter	s (UAR	Ts)								
UARTDR,	type R/W, o	offset 0x00	0, reset 0x(	0000.0000	(see page 3	68)									
				OE	BE	PE	FE				DA	ATA			
UARTRSF	R/UARTECF	, type RO,	offset 0x00	04, reset 0x	<0000.0000	(Reads) (s	ee page 37	0)							
												OE	BE	PE	FE
UARTRSF	R/UARTECF	R. type WΩ	. offset 0x0	04. reset 0	x0000.0000	(Writes) (	see page 37	70)							
		, .,	,			(	page 01	- /							
											<u>ب</u> م	 \TA			
	type RO, of	ffset 0v040	reset 0v0	000 0090 /~	See nade 27	2)					07				
UNITR,	type KO, O	ilaet UXU10	, reset uxu		sce page 37	~)									
								TXFE	RXFF	TXFF	RXFE	BUSY			
	D town D44		004		0 (	074)			RAFF	IAFF	RAFE	BUST			
UARTIBR	D, type R/W	l, oπset ux	024, reset 0	120000.000	U (see page	9374)									
							DIV	/INT							
UARTFBF	RD, type R/V	V, offset 0	k028, reset	0x0000.000	00 (see pag	e 375)					_				
												DIVE	RAC		
UARTLCF	RH, type R/V	V, offset 0	k02C, reset	0x0000.00	00 (see pag	je 376)									
								SPS	WL	EN	FEN	STP2	EPS	PEN	BRK
UARTCTL	, type R/W,	offset 0x0	30, reset 0>	k0000.0300	(see page	378)									
						RXE	TXE	LBE							UARTE
	S, type R/W	offset 0x(	)34. reset 0:	x0000.0012	2 (see page			1							
	.,.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,			, page	,									
											RXIFLSEL			TXIFLSEL	
	type P/W e	ffect 0x03	R rocot 0x0		500 page 38	22)									
UARTINI,	type R/W, o	iisel UXU3	, reser uxu	000.0000 (	see page 38	) 									
					OFINA	DEIM	DEIM	FERM	DTIM	TVINA	DVINA				
					OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM				
UARTRIS	, type RO, c	mset 0x03	C, reset 0x(	0000.000F	(see page 3	84)									
					OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS				
UARTMIS	, type RO, o	offset 0x04	0, reset 0x0	0000.0000 (	(see page 3	85)									
					OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS				
UARTICR	, type W1C,	offset 0x0	044, reset 02	x0000.0000	) (see page	386)			-	-					
					OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC				
UARTPeri	iphID4, type	RO, offse	t 0xFD0, re	set 0x0000											
		, 01136													
											PI	D4			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UARTPerip	ohID5, type	RO, offse	t 0xFD4, re	set 0x0000	.0000 (see	page 389)									
											PI	D5			
UARTPerip	ohID6, type	RO, offse	t 0xFD8, re	set 0x0000	.0000 (see	page 390)									
											PI	D6			
UARTPerip	ohID7, type	RO, offse	t 0xFDC, re	set 0x0000	.0000 (see	page 391)									
											PI	ID7			
UARTPerip	ohID0, type	RO, offse	t 0xFE0, res	set 0x0000	.0011 (see p	page 392)									
											PI	ID0			
UARTPerip	ohID1, type	RO, offse	t 0xFE4, res	set 0x0000	.0000 (see )	page 393)		1							
											PI	I ID1			
UARTPerip	ohID2, type	RO, offse	t 0xFE8, re:	set 0x0000	.0018 (see )	page 394)		I							
						- ,									
											PI	I ID2			
UARTPerin	ohID3, type	RO, offse	t 0xFEC, re	set 0x0000	.0001 (see	page 395)		1							
- · · · P			,												
											PI	I ID3			
UARTPCel	IID0, type I	RO, offset	0xFF0, rese	et 0x0000.0	00D (see p	aqe 396)									
			,			<b>U</b> ,									
											CI	I ID0			
	IID1. type F	RO, offset	0xFF4, rese	et 0x0000.0	0F0 (see pa	age 397)		1							
	<u>.</u> ., , , , pe .				<b>0.0</b> (000 pt	.go oor )									
											C	I ID1			
UARTPCel	IID2. type F	RO. offset	0xFF8, rese	et 0x0000.0	005 (see pa	age 398)		1							
		,			( p	.g,									
											C	I ID2			
UARTPCel	IID3. type F	RO. offset	0xFFC, res	et 0x0000.(	0 <b>B1</b> (see p	age 399)									
		,			<b>102</b> 1 (000 p	ugo oco)									
											C	I ID3			
Synchro		arial Int	orfo oo /S												
	e: 0x4000		erface (S	51)											
			, reset 0x00	00.000./c	00 p200 41'	3)									
0010110, 19	· · ·		, 16361 0.00		cc page 4 is	5)									
			SC	B.				SPH	SPO	F	RF		20	SS	
SSICR1 ty	ne R/W of	feat 0x004	, reset 0x00		ee nage 41	5)		0.11	0.0						
ooloiti, ty	pe 1010, 01	301 07004	, 16361 0.00		cc page 4 is	5)									
												SOD	MS	SSE	LBM
	R/M offer	of 0x009	reset 0x000	0 0000 (00	e nage 417								WIG	JOL	
совк, тур			ISSEL UXUUU		c paye 417,	,									
								 ATA							
	RO offor	1 0x000	reset 0x000	0 0003 (000	nage 419		10	117							
союк, тур	e no, onse		eset uxuuu	u.uuuu (see	, paye 410)										
											BSY	RFF	RNE	TNF	TFE
REICDOD		fort C. C.	0	0000 0000	(000	20)					001		RINE	LINE	IFE
SSICPSR,	type R/W, d	mset ux0'	10, reset 0x	0000.0000	usee page 4	∠∪)									
											0.000				
											CPS	DVSR			
SSIIM, type	e R/W, offs	et 0x014, ı	eset 0x000	0.0000 (see	e page 421)										
												TXIM	RXIM	RTIM	RORIN


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSIRIS, typ	e RO, offs	et 0x018, i	reset 0x000	0.0008 (see	e page 423)							1			
												TXRIS	RXRIS	RTRIS	RORRIS
SSIMIS, typ	e RO, offs	et 0x01C,	reset 0x000	00.0000 (se	e page 424	)				1					
												TXMIS	RXMIS	RTMIS	RORMIS
SSIICR, typ	e W1C, of	fset 0x020	, reset 0x00	<b>000.0000</b> (s	ee page 42	5)									
														RTIC	RORIC
SSIPeriphI	D4, type R	O, offset 0	xFD0, reset	t 0x0000.00	000 (see pag	ge 426)									
											Р	ID4			
SSIPeriphI	D5, type R	O, offset 0	xFD4, reset	t 0x0000.00	000 (see pag	ge 427)									
											Р	ID5			
SSIPeriphI	D6, type R	O, offset 0	xFD8, reset	t 0x0000.00	000 (see pag	ge 428)									
											P	ID6			
SSIPeriphI	D7, type R	O, offset 0	xFDC, rese	t 0x0000.00	000 (see pa	ge 429)									
											Р	ID7			
SSIPeriphI	D0, type R	O, offset 0	xFE0, reset	t 0x0000.00	22 (see pa	ge 430)									
											Р	ID0			
SSIPeriphI	D1, type R	O, offset 0	xFE4, reset	t 0x0000.00	<b>luu</b> (see paę	ge 431)						1			
												ID1			
SSIDariphi	D2 tune B	O offeet 0	vEE9 rooot		19 (000 00)	122)					F				
SSIPeriphI	Dz, type K	O, Oliset U	XFE0, Teset		To (see pa	je 432)									
											P	ID2			
SSIPeriphI	D3 type R	O offset 0	xFEC rese	t 0x0000 00	<b>101</b> (see na	ne 433)									
oon enpin	50, t <b>y</b> pe it	0, 011301 0	xi 20, 1000		<b>1</b> (600 pu	ge 400)									
											P	I ID3			
SSIPCellID	0. type RO	offset 0x	FF0, reset (	x0000.000	D (see page	- 434)		I							
JoinD(	-, ., po 10	,			_ (000 page										
											С	I ID0			
SSIPCellID	1, type RO	, offset 0x	FF4, reset (	0x0000.00F	0 (see page	e 435)		1							
						,									
											С	ID1			
SSIPCellID	2, type RO	, offset 0x	FF8, reset (	0x0000.000	5 (see page	436)									
											С	ID2			
SSIPCellID	3, type RO	, offset 0x	FFC, reset	0x0000.00E	B1 (see pag	e 437)									
											С	ID3			
Inter-Inte	egrated	Circuit	(I <sup>2</sup> C) Inte	erface											
I <sup>2</sup> C Mast															
I2C 0 base		2.0000													
			), reset 0x00	000.000											
											SA				R/S

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2CMCS, typ	pe RO, off	set 0x004,	, reset 0x00	00.0000 (R	eads)										
									BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY
2CMCS, typ	pe WO, of	fset 0x004	, reset 0x0	000.0000 (W	/rites)										
												ACK	STOP	START	RUN
2CMDR, ty	pe R/W. of	fset 0x008	3. reset 0x0	000.0000								1			
	, .														
											DA	I			
2CMTPR, t	vne R/W (	offset 0x00	)C. reset 0x	0000 0001											
, , , , , , , , , , , , , , , , , ,	<b>, , , , , , , , , , , , , , , , , , , </b>														
												TPR			
2CMIMR, ty	ino P/M o	ffect 0x01	0 reset 0v	0000 0000											
IZCIVIIIVIR, LJ	ype R/w, o	inset uxu i	U, TESEL UX	0000.0000											
															INA
															IM
2CMRIS, ty	rpe RO, of	fset 0x014	, reset 0x0	000.0000											
															RIS
2CMMIS, ty	/pe RO, of	fset 0x018	3, reset 0x0	000.0000				1							
															MIS
2CMICR, ty	/pe WO, of	ffset 0x01	C, reset 0x	0000.0000											
															IC
2CMCR, ty	pe R/W, of	fset 0x020	), reset 0x0	000.0000											
										SFE	MFE				LPBK
Inter-Inte I <sup>2</sup> C Slave I2C 0 base	Э		(I-C) Inte	errace											
2CSOAR, t			00. reset 0x	0000.0000											
	<b>, , , , , , , , , , , , , , , , , , , </b>														
												OAR			
2CSCSR to	vne RO, of	ffeet 0x80	4 reset 0v0	000.0000 (F	(ahea							0/11			
12000011, 1	ype ito, o	1361 0700-	4, 10301 070		(eaus)										
													FBR	TREQ	RREQ
		<i>K</i>	4		• (								FDR	IREQ	RREQ
120505R, ty	ype wO, o	mset ux80	4, reset ux	0000.0000 (	writes)										
															DA
2CSDR, typ	pe R/W, of	fset 0x808	, reset 0x0	000.000											
											DA	ATA			
2CSIMR, ty	vpe R/W, o	ffset 0x80	C, reset 0x	0000.0000											
															DATAIM
2CSRIS, ty	pe RO, off	set 0x810	, reset 0x00	000.000											
															DATARIS
I2CSMIS, ty	pe RO, of	fset 0x814	, reset 0x0	000.0000											
															DATAMI
															DATA

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I2CSICR, type WO, offset 0x818, reset 0x0000.0000															
															DATAIC

# C Ordering and Contact Information

## C.1 Ordering Information



### Table C-1. Part Ordering Information

Orderable Part Number	Description
LM3S328-IQN25-C2	Stellaris <sup>®</sup> LM3S328 Microcontroller Industrial Temperature 48-pin LQFP
LM3S328-IQN25-C2T	Stellaris LM3S328 Microcontroller Industrial Temperature 48-pin LQFP Tape-and-reel
LM3S328-EQN25-C2	Stellaris LM3S328 Microcontroller Extended Temperature 48-pin LQFP
LM3S328-EQN25-C2T	Stellaris LM3S328 Microcontroller Extended Temperature 48-pin LQFP Tape-and-reel

## C.2 Part Markings

The Stellaris microcontrollers are marked with an identifying number. This code contains the following information:

- The first line indicates the part number, for example, LM3S9B90.
- In the second line, the first eight characters indicate the temperature, package, speed, revision, and product status. For example in the figure below, IQC80C0X indicates an Industrial temperature (I), 100-pin LQFP package (QC), 80-MHz (80), revision C0 (C0) device. The letter immediately following the revision indicates product status. An X indicates experimental and requires a waiver; an S indicates the part is fully qualified and released to production.
- The remaining characters contain internal tracking numbers.



## C.3 Kits

The Stellaris Family provides the hardware and software tools that engineers need to begin development quickly.

- Reference Design Kits accelerate product development by providing ready-to-run hardware and comprehensive documentation including hardware design files
- Evaluation Kits provide a low-cost and effective means of evaluating Stellaris microcontrollers before purchase
- Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box

See the website at www.ti.com/stellaris for the latest tools available, or ask your distributor.

## C.4 Support Information


For support on Stellaris products, contact the TI Worldwide Product Information Center nearest you: http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm.

# D Package Information

## D.1 48-Pin LQFP Package

## D.1.1 Package Dimensions

Figure D-1. Stellaris LM3S328 48-Pin LQFP Package




Note: The following notes apply to the package drawing.


- **1.** All dimensions are in mm.
- 2. Dimensions shown are nominal with tolerances indicated.
- **3.** Foot length "L" is measured at gage plane 0.25 mm above seating plane.
- 4. L/F: Eftec 64T Cu or equivalent, 0.127 mm (0.005") thick.

	Packa				
Symbol	48LD	Note			
	MIN				
A	-	1.60			
A <sub>1</sub>	0.05	0.15			
A <sub>2</sub>	-	1.40			
D	9.				
D <sub>1</sub>	7.				
E	9.				
E <sub>1</sub>	7.				
L	0.				
е	0.				
b	0.				
theta	0°				
ddd	0.				
ccc	0.				
	JEDEC Reference Drawing				
	BBC				

## D.1.2 Tray Dimensions








#### **Tape and Reel Dimensions** D.1.3





THIS DRAWING CONTAINS INFORMATION THAT IS PROPRIETARY TO C-PAK PTE.LTD.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated