

# **High Performance 1A LDO**

## ISL78310

The ISL78310 is a low dropout voltage, high-current, single output LDO specified for 1A output current. This part operates from input voltages down to 2.2V and up to 6V. The part offers fixed and external resistor adjustable output voltages from 0.8V to 5V. Custom voltage options are available upon request.

For applications that desire to set the in-rush current to less than the current limit of the part, or for applications that require turn-on time control, an external capacitor can be placed on the soft-start pin for maximum control. A supply-independent ENABLE signal allows the part to be placed into a low quiescent current shutdown mode. Sub-micron CMOS process is used for this product family to deliver best-in-class analog performance and overall value.

This CMOS LDO consumes significant lower quiescent (ground pin) current as a function of load over bipolar LDOs, which translates into higher efficiency and packages with smaller footprints. Quiescent current is optimized to achieve a very fast load transient response.

1

The ISL78310 is both AEC-Q100 rated and fully TS16949 compliant. The ISL78310 is rated for the automotive temperature range (-40°C to +125°C).

# **Applications**


- Core & I/O Power
- Camera Modules
- · Post Regulation of Switched Supplies
- · Radio Systems
- · Infotainment Systems

## **Features**

- · 2.2V to 6V Input Supply
- 130mV Dropout Voltage Typical (at 1A)
- · Fast Load Transient Response
- ±0.2% Initial VOUT Accuracy
- · Adjustable In-Rush Current Limiting
- 58dB Typical PSRR
- 63μV<sub>RMS</sub> Output Noise at V<sub>OUT</sub> = 1.8V
- · Power-Good Feature
- 500mV Feedback Voltage
- · Supply-Independent 1V Enable Input Threshold
- Short-Circuit Current Protection
- 1A Peak Reverse Current
- Over-Temperature Shutdown
- Any Cap Stable with Minimum 10µF Ceramic
- ±1.8% Guaranteed V<sub>OUT</sub> Accuracy for Junction Temperature Range from -40°C to +125°C
- Available in a 10 Lead DFN Package
- Pb-Free (RoHS Compliant)
- AEC-Q100 Tested
- TS16949 Compliant

# **Pin Configuration**

ISL78310 (10 LD 3x3 DFN) TOP VIEW



# **Pin Descriptions**

PIN NUMBER	PIN NAME	DESCRIPTION
1, 2	VOUT	Regulated output voltage. A minimum 10µF X5R/X7R output capacitor is required for stability. See "External Capacitor Requirements" on page 9 for more details.
3	SENSE/ADJ	For internally fixed V <sub>OUT</sub> option, this pin provides output voltage feedback. By connecting this pin to the output rail at the load, small voltage drops caused by PCB trace resistance can be eliminated.  For the adjustable output voltage option, this pin is connected to the feedback resistor divider and provides voltage feedback signals for the LDO to set the outpt voltage.
4	PG	This is an open drain logic output used to indicate the status of the output voltage. Logic low indicates V <sub>OUT</sub> is not in regulation. Must be grounded if not used.
5	GND	Ground.
6	SS	External capacitor on this pin adjusts startup ramp and controls in-rush current.
7	ENABLE	V <sub>IN</sub> independent chip enable. TTL and CMOS compatible.
8	NC	Do not connect this pin to ground or supply. Leave floating.
9, 10	VIN	Input supply pin. A minimum 10µF X5R/X7R input capacitor is required for stability. See "External Capacitor Requirements" on page 9 for more details.
	EPAD	EPAD at ground potential. Soldering it directly to GND plane is required for thermal considerations. See "Heatsinking the DFN Package" on page 11 for more details.

# **Ordering Information**

PART NUMBER (Notes 1, 3, 4)	PART MARKING	V <sub>OUT</sub> VOLTAGE (Note 2)	TEMP RANGE (°C)	PACKAGE (Pb-Free)	PKG DWG. #
ISL78310ARAJZ	DZAE	ADJ	-40 to +125	10 Ld 3x3 DFN	L10.3x3
ISL78310ARAJZ-TR5303	DZAE	ADJ	-40 to +125	10 Ld 3x3 DFN	L10.3x3

#### NOTES:

- 1. Add "-T\*" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
- 2. For other output voltages, contact Intersil Marketing.
- 3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 4. For Moisture Sensitivity Level (MSL), please see device information page for ISL78310. For more information on MSL please see techbrief IB363.

# **Typical Application Diagrams**




FIGURE 1. FIXED TYPICAL APPLICATION DIAGRAM





FIGURE 2. ADJUSTABLE TYPICAL APPLICATION DIAGRAM

#### NOTE:

5. Used when large bulk capacitance required on  $\ensuremath{V_{OUT}}$  for application.

# **ISL78310 Schematic Block Diagram**



## **Absolute Maximum Ratings**

VIN relative to GND (Note 6)	-0.3V to +6.5V
VOUT relative to GND (Note 6)	-0.3V to +6.5V
PG, ENABLE, SENSE/ADJ, SS	
Relative to GND (Note 6)	-0.3V to +6.5V

## **Recommended Operating Conditions (Notes 9, 10)**

Junction Temperature Range (T <sub>J</sub> ) (Note 9)	40°C to +125°C
VIN relative to GND	2.2V to 6V
VOUT range	800mV to 5V
PG, ENABLE, SENSE/ADJ, SS relative to GND	0V to +6V
PG Sink Current	<10mA

#### **Thermal Information**

Thermal Resistance	$\theta_{JA}$ (°C/W)	$\theta_{JC}$ (°C/W)
10 Ld DFN Package (Notes 7, 8)	48	7
Storage Temperature Range	65	°C to +150°C
Junction Temperature		+150°C
Pb-Free Reflow Profile		see link below
http://www.intersil.com/pbfree/Pb-FreeRe	eflow.asp	

## **ESD Rating**

Human Body Model (Tested per JESD22-A114E)	2500\
Machine Model (Tested per JESD-A115-A)	250\
Charge Device Model (Tested per JESD22-C101C)	1000\

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 6. Absolute maximum voltage rating is defined as the voltage applied for a lifetime average duty cycle above 6V of 1%.
- 7. θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 8. For  $\theta_{1C}$ , the "case temp" location is the center of the exposed metal pad on the package underside.
- 9. Extended operation at these conditions may compromise reliability. Exceeding these limits will result in damage. Recommended operating conditions define limits where specifications are guaranteed.
- 10. Electromigration specification defined as lifetime average junction temperature of +110°C where max rated DC current = lifetime average current.

**Electrical Specifications** Unless otherwise noted,  $V_{IN} = V_{OUT} + 0.4V$ ,  $V_{OUT} = 1.8V$ ,  $C_{IN} = C_{OUT} = 10\mu F$ ,  $T_J = +25$  °C,  $I_{LOAD} = 0A$ . Applications must follow thermal guidelines of the package to determine worst case junction temperature. Please refer to "ISL78310 Schematic Block Diagram" on page 4 and Tech Brief <u>TB379</u>. **Boldface limits apply over the operating temperature range, -40 °C to +125 °C.** 

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 11)	TYP	MAX (Note 11)	UNITS
DC CHARACTERISTICS	•					J.
DC Output Voltage Accuracy	V <sub>OUT</sub>	V <sub>OUT</sub> Options: 0.8V, 1.2V, 1.5V and 1.8V				
		$2.2V \le V_{IN} < 3.6V; OA < I_{LOAD} \le 1A$	-1.8	0.2	1.8	%
		V <sub>OUT</sub> Options: 2.5V, 3.3V and 5.0V				1
		V <sub>OUT</sub> + 0.4V ≤ V <sub>IN</sub> ≤ 6V; 0A < I <sub>LOAD</sub> < 1A	-1.8	0.2	1.8	%
Feedback Pin (ADJ Option Only)	$V_{ADJ}$	2.2V ≤V <sub>IN</sub> ≤ 6V, 0A < I <sub>LOAD</sub> < 1A	491	500	509	mV
DC Input Line Regulation	ΔV <sub>OUT</sub> / ΔV <sub>IN</sub>	V <sub>OUT</sub> + 0.5V < V <sub>IN</sub> < 5V			1	%
DC Output Load Regulation	ΔV <sub>OUT</sub> / ΔΙ <sub>ΟUT</sub>	OA < I <sub>LOAD</sub> < 1A, All voltage options	-1			%
Feedback Input Current		V <sub>ADJ</sub> = 0.5V		0.01	1	μΑ
Ground Pin Current	IQ	I <sub>LOAD</sub> = 0A, 2.2V < V <sub>IN</sub> < 6V		3	5	mA
		I <sub>LOAD</sub> = 1A, 2.2V < V <sub>IN</sub> < 6V		5	7	mA
Ground Pin Current in Shutdown	I <sub>SHDN</sub>	ENABLE Pin = 0V, V <sub>IN</sub> = 6V		0.2	12	μΑ
Dropout Voltage (Note 12)	V <sub>DO</sub>	I <sub>LOAD</sub> = 1A, V <sub>OUT</sub> = 2.5V		130	212	m۷
Output Short Circuit Current	OCP	V <sub>OUT</sub> = 0V, 2.2V < V <sub>IN</sub> < 6V		1.75		Α
Thermal Shutdown Temperature	TSD	2.2V < V <sub>IN</sub> < 6V		160		°C
Thermal Shutdown Hysteresis (Rising Threshold)	TSDn	2.2V < V <sub>IN</sub> < 6V		30		°C
AC CHARACTERISTICS		,	ı			
Input Supply Ripple Rejection	PSRR	f = 1kHz, I <sub>LOAD</sub> = 1A; V <sub>IN</sub> = 2.2V		58		dB
		f = 120Hz, I <sub>LOAD</sub> = 1A; V <sub>IN</sub> = 2.2V		72		dB
Output Noise Voltage		I <sub>LOAD</sub> = 1A, BW = 10Hz < f < 100kHz		63		μV <sub>RMS</sub>

# ISL78310

**Electrical Specifications** Unless otherwise noted,  $V_{IN} = V_{OUT} + 0.4V$ ,  $V_{OUT} = 1.8V$ ,  $C_{IN} = C_{OUT} = 10\mu$ F,  $T_J = +25\,^{\circ}$ C,  $I_{LOAD} = 0$ A. Applications must follow thermal guidelines of the package to determine worst case junction temperature. Please refer to "ISL78310 Schematic Block Diagram" on page 4 and Tech Brief <u>1B379</u>. **Boldface limits apply over the operating temperature range, -40 °C to +125 °C. (Continued)** 

				•	
SYMBOL	TEST CONDITIONS	MIN (Note 11)	TYP	MAX (Note 11)	UNITS
S					
	2.2V < V <sub>IN</sub> < 6V	0.3	0.8	1	V
	2.2V < V <sub>OUT</sub> + 0.4V < 6V	10	80	200	m۷
	C <sub>OUT</sub> = 10μF, I <sub>LOAD</sub> = 1A		100		μs
	V <sub>IN</sub> = 6V, EN = 3V			1	μΑ
T LIMIT CHAR	ACTERISTICS		· · · · · · · · · · · · · · · · · · ·		
I <sub>PD</sub>	V <sub>IN</sub> = 3.5V, EN = 0V, SS = 1V	0.5	1	1.3	mA
I <sub>CHG</sub>		-3.3	-2	-0.8	μA
		75	85	92	%V <sub>OUT</sub>
			4		%
	V <sub>IN</sub> = 2.5V, I <sub>SINK</sub> = 500μA			100	m۷
kage Current V <sub>IN</sub> = 6V, PG = 6V		1	μΑ		
	T LIMIT CHARA		SYMBOL       TEST CONDITIONS       (Note 11)         S         2.2V < V <sub>IN</sub> < 6V	$ \begin{array}{ c c c c } \hline \text{SYMBOL} & \textbf{TEST CONDITIONS} & \textbf{(Note 11)} & \textbf{TYP} \\ \hline \textbf{S} \\ \hline & 2.2 \text{V} < \text{V}_{\text{IN}} < 6 \text{V} & \textbf{0.3} & 0.8 \\ & 2.2 \text{V} < \text{V}_{\text{OUT}} + 0.4 \text{V} < 6 \text{V} & \textbf{10} & 80 \\ \hline & \text{C}_{\text{OUT}} = 10 \mu \text{F, I}_{\text{LOAD}} = 1 \text{A} & 100 \\ \hline & \text{V}_{\text{IN}} = 6 \text{V, EN} = 3 \text{V} & \\ \hline \textbf{I}_{\text{CHG}} & \textbf{V}_{\text{IN}} = 3.5 \text{V, EN} = 0 \text{V, SS} = 1 \text{V} & \textbf{0.5} & 1 \\ \hline & \text{I}_{\text{CHG}} & \textbf{-3.3} & -2 \\ \hline & & \textbf{75} & 85 \\ \hline & & \text{V}_{\text{IN}} = 2.5 \text{V, I}_{\text{SINK}} = 500 \mu \text{A} & \\ \hline \end{array} $	$ \begin{array}{ c c c c c } \hline SYMBOL & TEST CONDITIONS & (Note 11) & TYP & (Note 11) \\ \hline SYMBOL & 0.3 & 0.8 & 1 \\ \hline & 2.2V < V_{IN} < 6V & 0.3 & 0.8 & 1 \\ \hline & 2.2V < V_{OUT} + 0.4V < 6V & 10 & 80 & 200 \\ \hline & C_{OUT} = 10\mu F, I_{LOAD} = 1A & 100 \\ \hline & V_{IN} = 6V, EN = 3V & 1 \\ \hline \hline 1 LIMIT CHARACTERISTICS & & & & & & & & & \\ \hline & I_{PD} & V_{IN} = 3.5V, EN = 0V, SS = 1V & 0.5 & 1 & 1.3 \\ \hline & I_{CHG} & -3.3 & -2 & -0.8 \\ \hline & & & 75 & 85 & 92 \\ \hline & & & & & & & & & & \\ \hline & & & & & &$

#### NOTES:

- 11. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
- 12. Dropout is defined by the difference in supply  $V_{IN}$  and  $V_{OUT}$  when the supply produces a 2% drop in  $V_{OUT}$  from its nominal value.

# **Typical Operating Performance**

Unless otherwise noted:  $V_{IN}$  = 2.2V,  $V_{OUT}$  = 1.8V,  $C_{IN}$  =  $C_{OUT}$  = 10 $\mu$ F,  $T_J$  = +25°C,  $I_L$  = 0A.




FIGURE 3. VOUT VS TEMPERATURE




FIGURE 4. VOUT VS SUPPLY VOLTAGE




FIGURE 5. V<sub>OUT</sub> vs LOAD CURRENT




FIGURE 6. GROUND CURRENT vs SUPPLY VOLTAGE




FIGURE 7. GROUND CURRENT vs LOAD CURRENT




FIGURE 8. DROPOUT VOLTAGE vs TEMPERATURE

# **Typical Operating Performance**

Unless otherwise noted:  $V_{IN}$  = 2.2V,  $V_{OUT}$  = 1.8V,  $C_{IN}$  =  $C_{OUT}$  = 10 $\mu$ F,  $T_J$  = +25°C,  $I_L$  = 0A. (Continued)




FIGURE 9. LOAD TRANSIENT RESPONSE




FIGURE 10. ENABLE START-UP




FIGURE 11. PSRR vs FREQUENCY




FIGURE 12. SPECTRAL NOISE DENSITY vs FREQUENCY

# **Applications Information**

## **Input Voltage Requirements**

ISL78310 is capable of delivering output voltages from 0.8V to 5.0V. Due to the nature of an LDO,  $V_{IN}$  must be some margin higher than the output voltage plus dropout at the maximum rated current of the application if active filtering (PSRR) is expected from  $V_{IN}$  to  $V_{OUT}.$  The generous dropout specification of this family of LDOs allows applications to design for a level of efficiency that can accommodate profiles smaller than the T0220/263.

#### **External Capacitor Requirements**

#### **GENERAL GUIDELINE**

External capacitors are required for proper operation. Careful attention must be paid to layout guidelines and selection of capacitor type and value to ensure optimal performance.

#### **OUTPUT CAPACITOR**

The ISL78310 applies state-of-the-art internal compensation to keep the selection of the output capacitor simple for the customer. Stable operation over full temperation,  $V_{IN}$  range,  $V_{OUT}$  range and load extremes are guaranteed for all capacitor types and values assuming a minimum of  $10\mu F$  X5R/X7R is used for local bypass on  $V_{OUT}$ . This output capacitor must be connected to the  $V_{OUT}$  and GND pins of the LDO with PCB traces no longer than 0.5cm. Additional capacitors of any value in ceramic, POSCAP, alum/tantalum electrolytic types may be placed in parallel to improve PSRR at higher frequencies and/or load transient AC output voltage tolerances.

#### **INPUT CAPACITOR**

For proper operation, a minimum capacitance of  $10\mu F$  X5R/X7R is required at the input. This ceramic input capacitor must be connected to  $V_{IN}$  and GND pins of the LDO with PCB traces no longer than 0.5cm.

## Phase Boost Capacitor (C<sub>PB</sub>)

A small phase boost capacitor, CPB, can be placed across the top resistor in the feedback resistor divider network (Figure 13 below) in order to place a zero at:

$$F_Z = 1/(2 \bullet pi \bullet R_{TOP} \bullet C_{PB}) \tag{EQ. 1}$$

This zero increases the crossover frequency of the LDO and provides additional phase resulting in faster load transient response.




FIGURE 13.

It is also important to note that the LDO stability and load transient are affected by the type of output capacitor used. For optimal result, empirical tuning of  $C_{PB}$  is suggested for each specific application. It is recommended to not use  $C_{PB}$  when high ESR capacitors such as Aluminum Electrolytic or Tantalum are used.

Table 1 shows the recommended C<sub>PB</sub>, R<sub>TOP</sub>, R<sub>BOTTOM</sub> and C<sub>PB</sub> values for different output voltage rails.

TABLE 1.

V <sub>OUT</sub> (V)	R <sub>TOP</sub> (kΩ)	R <sub>BOTTOM</sub> (Ω)	C <sub>PB</sub> (pF)	C <sub>OUT</sub> (μF)
5.0	2.61	287	100	10
3.3	2.61	464	100	10
2.5	2.61	649	82	10
1.8	2.61	1.0k	82	10
1.5*	2.61	1.3k	68	10
1.5	2.61	1.3k	150	22
1.2*	2.61	1.87k	120	22
1.2*	2.61	1.87k	270	47
1.0	2.61	2.61k	220	47
0.8	2.61	4.32k	220	47

<sup>\*</sup>Either option could be used, depending on cost/performance requirements.

# **Thermal Fault Protection**

In the event the die temperature exceeds typically +160°C, then the output of the LDO shuts down until the die temperature cools down to typically +130°C. The level of power, combined with the thermal resistance of the package (+48°C/W for DFN), determines whether the junction temperature exceeds the thermal shutdown temperature specified in the "Electrical Specifications" table on page 5 (see thermal packaging guidelines).

# **Current Limit Protection**

The ISL78310 LDO incorporates protection against overcurrent due to any short or overload condition applied to the output pin. The current limit circuit performs as a constant current source when the output current exceeds the current limit threshold noted in the "Electrical Specifications" table on page 5. If the short or overload condition is removed from  $V_{OUT}$ , then the output returns to normal voltage mode regulation. In the event of an overload condition on the DFN package, the LDO will begin to cycle on and off due to the die temperature exceeding thermal fault condition.

# **Functional Description**

## **Enable Operation**

The Enable turn-on threshold is typically 0.8V with a hysteresis of 80mV. The Enable pin does not have an internal pull-up or pull-down resistor. As a result, this pin must not be left floating. This pin must be tied to  $V_{IN}$  if it is not used. A pull-up resistor (typically  $1 k \Omega$  to  $10 k \Omega)$  will be required for applications that use open collector or open drain outputs to control the Enable pin.




FIGURE 14. IN-RUSH CURRENT WITH NO C<sub>SS</sub>,  $C_{OUT} = 1000 \mu F, \text{ IN-RUSH CURRENT} = 1.8 A$ 

The Enable pin may be connected directly to  $V_{\mbox{\footnotesize{IN}}}$  for applications that are always on.

## **Soft-Start Operation**

The soft-start circuit controls the rate at which the output voltage rises up to regulation at power-up or LDO enable. This start-up ramp time can be set by adding an external capacitor from the SS pin to GND. An internal  $2\mu A$  current source charges up this  $C_{SS}$  and the feedback reference voltage is clamped to the voltage across it. The startup time of the regulator output voltage for a given  $C_{SS}$  value can be calculated using Equation 2.

$$t_{\text{RAMP}} = \frac{c_{\text{SS}} \text{x} 0.5 \text{V}}{2 \mu \text{A}} \tag{EQ. 2} \label{eq:equation_equation}$$

The soft-start function also effectively limits the amount of inrush current to less than the programmed current limit during start-up or an enable sequence, to avoid an over current fault condition. This can be an issue for applications that require large, external bulk capacitances on  $V_{OUT}$  where high levels of charging current can be seen for a significant period of time. High in-rush currents can cause  $V_{\mbox{\scriptsize IN}}$  to drop below minimum, which could cause  $V_{\mbox{\scriptsize OUT}}$  to shutdown.




FIGURE 15. IN-RUSH CURRENT WITH CSS = 15nF,  $C_{OUT}$  = 1000 $\mu$ F, IN-RUSH CURRENT = 0.5A




FIGURE 16. IN-RUSH CURRENT WITH  $C_{SS} = 33$ nF,  $C_{OUT} = 1000$  $\mu$ F, IN-RUSH CURRENT = 0.2A

Equation 3 can be used to calculate  $C_{SS}$  for a desired in-rush current, where  $V_{OUT}$  is the output voltage,  $C_{OUT}$  is the total capacitance on the output, and  $I_{INRUSH}$  is the desired in-rush current.

$$c_{SS} = \frac{(V_{OUT} x C_{OUT} x 2 \mu A)}{I_{INRUSH} x 0.5 V} \tag{EQ. 3}$$

The scopes in Figure 14 to 33 capture the response for the softstart function. The output voltage is set to 1.8V.

The external capacitor is always discharged to ground at the beginning of start-up or enabling.

## **Power-Good Operation**

The PGOOD is a logic output that indicates the status of  $V_{OUT}$ . The PGOOD flag is an open-drain NMOS that can sink 10mA during a fault condition. The PGOOD pin requires an external pull-up resistor, which is typically connected to the VOUT pin. The PGOOD pin should not be pulled up to a voltage source greater than  $V_{IN}$ . PGOOD goes low when the output voltage drops below 84% of the nominal output voltage or if the part is disabled. The PGOOD comparator fuctions during current limit and thermal shutdown. For applications not using this feature, connect this pin to ground.

## **Output Voltage Selection**

An external resistor divider is used to scale the output voltage relative to the internal reference voltage. This voltage is then fed back to the error amplifier. The output voltage can be programmed to any level between 0.8V and 5V. An external resistor divider,  $R_1$  and  $R_2$ , is used to set the output voltage as shown in Equation 4. The recommended value for  $R_2$  is  $500\Omega$  to  $1 \text{k}\Omega$ .  $R_1$  is then chosen according to Equation 5.

$$V_{OUT} = 0.5V \times \left(\frac{R_1}{R_2} + 1\right)$$
 (EQ. 4)

$$R_1 = R_2 \times \left(\frac{V_{\text{OUT}}}{0.5V} - 1\right) \tag{EQ. 5}$$

# **Power Dissipation**

The junction temperature must not exceed the range specified in the "Recommended Operating Conditions" on page 5. The power dissipation can be calculated by using Equation 6:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{GND}$$
 (EQ. 6)

The maximum allowed junction temperature,  $T_{J(MAX)_i}$  and the maximum expected ambient temperature,  $T_{A(MAX)_i}$  will determine the maximum allowable power dissipation, as shown in Equation 7:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A)/\theta_{JA}$$
 (EQ. 7)

 $\theta_{\text{JA}}$  is the junction-to-ambient thermal resistance.

For safe operation, ensure that the power disspiation  $P_D$ , calculated from Equation 6, is less than the maximum allowable power dissipation  $P_{D(MAX)}$ .

## **Heatsinking the DFN Package**

The DFN package uses the copper area on the PCB as a heat-sink. The EPAD of this package must be soldered to the copper plane (GND plane) for heat sinking. Figure 17 shows a curve for the  $\theta_{\mbox{\scriptsize JA}}$  of the DFN package for different copper area sizes.




FIGURE 17. 3mmx3mm 10 LD DFN ON 4-LAYER PCB WITH THERMAL VIAS  $\theta_{JA}$  vs EPAD-MOUNT COPPER LAND AREA ON PCB

# **General PowerPAD Design Considerations**

Figure 18 shows the recommended use of vias on the thermal pad to remove heat from the IC. This typical array populates the thermal pad footprint with vias spaced three times the radius distance from the center of each via. Small via size is advisable, but not to the extent that solder reflow becomes difficult.

All vias should be connected to the pad potential, with low thermal resistance for efficient heat transfer. Complete connection of the plated-through hole to each plane is important. It is not recommended to use "thermal relief" patterns to connect the vias.




FIGURE 18. PCB VIA PATTERN

## ISL78310

# **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
2/17/11	FN7810.0	Initial Release.

## **Products**

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to <a href="https://www.intersil.com/products">www.intersil.com/products</a> for a complete list of Intersil product families.

To report errors or suggestions for this datasheet, please go to: www.intersil.com/askourstaff

FITs are available from our website at: <a href="http://rel.intersil.com/reports/sear">http://rel.intersil.com/reports/sear</a>

For additional products, see <a href="www.intersil.com/product-tree">www.intersil.com/product-tree</a>

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com


intersil


<sup>\*</sup>For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: <a href="ISL78310">ISL78310</a>

# **Package Outline Drawing**

# L10.3x3 10 LEAD DUAL FLAT PACKAGE (DFN) Rev 6, 09/09







#### NOTES:

- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal  $\pm$  0.05
- Lead width applies to the metallized terminal and is measured between 0.18mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 indentifier may be either a mold or mark feature.