Data Sheet

#### June 5, 2012

```
FN6261.2
```

## 500MHz Triple 4:1 Gain-of-2, Multiplexing Amplifier

The ISL59446 is a triple channel 4:1 multiplexer featuring integrated amplifiers with a fixed gain of 2, high slew-rate and excellent bandwidth for video switching. The device features a three-state output (HIZ), which allows the outputs of multiple devices to be tied together. A power-down mode (ENABLE) is included to turn off un-needed circuitry in power sensitive applications. When the ENABLE pin is pulled high, the part enters a power-down mode and consumes just 14mW.

## **Ordering Information**


intercil

•				
PART NUMBER (Notes 2, 3)	PART MARKING	TEMP RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG. #
ISL59446IRZ	59446 IRZ	-40 to +85	32 Ld QFN	L32.5x6A
ISL59446IRZ-T7 (Note 1)	59446 IRZ	-40 to +85	32 Ld QFN	L32.5x6A

NOTES:

- 1. Please refer to <u>TB347</u> for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- For Moisture Sensitivity Level (MSL), please see device information page for <u>ISL59446</u>. For more information on MSL please see tech brief <u>TB363</u>.

## Pinout



THERMAL PAD INTERNALLY CONNECTED TO V-. PAD MUST BE TIED TO V-NIC = NO INTERNAL CONNECTION

### Features

- 510MHz Bandwidth into  $150\Omega$
- ±1600V/µs Slew Rate
- High Impedance Buffered Inputs
- Internally Set Gain-of-2
- High Speed Three-State Outputs (HIZ)
- Power-Down Mode (ENABLE)
- ±5V Operation
- Supply Current 11mA/ch
- Pb-Free (RoHS Compliant)


#### Applications

- HDTV/DTV Analog Inputs
- Video Projectors
- Computer Monitors
- Set-top Boxes
- Security Video
- Broadcast Video Equipment

#### TABLE 1. CHANNEL SELECT LOGIC TABLE ISL59446

S1	S0	ENABLE	HIZ	OUTPUT
0	0	0	0	IN0 (A, B, C)
0	1	0	0	IN1 (A, B, C)
1	0	0	0	IN2 (A, B, C)
1	1	0	0	IN3 (A, B, C)
Х	Х	1	Х	Power-Down
Х	Х	0	1	High Z

## Functional Diagram (Each Channel)



#### Absolute Maximum Ratings (T<sub>A</sub> = +25°C)

Supply Voltage (V+ to V-).
ESD Rating Human Body Model (Per MIL-STD-883 Method 3015.7)2500V Machine Model

#### **Thermal Information**

Thermal Resistance (Typical, Note 5, 6)	$\theta_{JA}$ (°C/W)	θ <sub>JC</sub> (°C/W)
32 Ld QFN Package	43	10
Storage Temperature Range	65	°C to +150°C
Ambient Operating Temperature	4	0°C to +85°C
Operating Junction Temperature	40	°C to +125°C
Power Dissipation		.See Curves
Pb-Free Reflow Profile	s	ee link below
http://www.intersil.com/pbfree/Pb-FreeR	eflow.asp	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE:

4. If an input signal is applied before the supplies are powered up, the input current must be limited to these maximum values.

 θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief <u>TB379</u>.

6. For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 7)	ТҮР	MAX (Note 7)	UNIT
GENERAL	·					
+I <sub>S</sub> Enabled	Enabled Supply Current	No load, V <sub>IN</sub> = 0V, Enable Low	40	44	48	mA
-I <sub>S</sub> Enabled	Enabled Supply Current	No load, V <sub>IN</sub> = 0V, Enable Low	-45	-41	-37	mA
+I <sub>S</sub> Disabled	Disabled Supply Current	No load, V <sub>IN</sub> = 0V, Enable High	3	3.4	3.8	mA
-I <sub>S</sub> Disabled	Disabled Supply Current	No load, V <sub>IN</sub> = 0V, Enable High	-40	-6		μA
V <sub>OUT</sub>	Positive and Negative Output Swing	$V_{IN} = \pm 2.5 V; R_{L} = 500 \Omega$	±3.8	±4.0	±4.2	V
IOUT	Output Current	$V_{IN} = 0.825 V R_L = 10 \Omega$	±80	±135	±180	mA
V <sub>OS</sub>	Output Offset Voltage		-40	0	+40	mV
lb	Input Bias Current	V <sub>IN</sub> = 0V	-4	-2	-1	μA
R <sub>OUT</sub>	HIZ Output Resistance	HIZ = Logic High	700	900	1150	Ω
R <sub>OUT</sub>	Enabled Output Resistance	HIZ = Logic Low		0.2		Ω
R <sub>IN</sub>	Input Resistance	V <sub>IN</sub> = ±1.75V		10		MΩ
$\rm A_{CL}$ or $\rm A_{V}$	Voltage Gain	R <sub>L</sub> = 500Ω	1.94	1.99	2.04	V/V
LOGIC			U			
VIH	Input High Voltage (Logic Inputs)			2		V
V <sub>IL</sub>	Input Low Voltage (Logic Inputs)			0.8		V
I <sub>IH</sub>	Input High Current (Logic Inputs)	V <sub>H</sub> = 5V	200	260	320	μA
١ <sub>١</sub> ٢	Input Low Current (Logic Inputs)	$V_{L} = 0V$	-4	-2	-1	μA
AC GENERAL	·		i			
PSRR	Power Supply Rejection Ratio	DC, PSRR V+ and V- combined V <sub>OUT</sub> = 0dBm	45	53		dB
Xtalk	Channel to Channel Crosstalk	f = 10MHz, ChX-Ch Y-Talk V <sub>IN</sub> = 1V <sub>P-P</sub> ; C <sub>L</sub> = 1.1pF		74		dB

## **Electrical Specifications** V + = +5V, V - = -5V, GND = 0V, $T_A = +25^{\circ}C$ , $V_{OUT} = \pm 2V_{P-P}$ and $R_L = 500\Omega$ to GND, $C_L = 0pF$ , unless otherwise specified.


# **Electrical Specifications** $V_{+} = +5V$ , $V_{-} = -5V$ , GND = 0V, $T_{A} = +25^{\circ}C$ , $V_{OUT} = \pm 2V_{P-P}$ and $R_{L} = 500\Omega$ to GND, $C_{L} = 0pF$ , unless otherwise specified. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 7)	ТҮР	MAX (Note 7)	UNIT
Off - ISO	Off-State Isolation	f = 10MHz, Ch-Ch Off Isolation $V_{IN} = 1V_{P-P}$ ; C <sub>L</sub> = 1.1pF		76		dB
dG	Differential Gain Error	NTC-7, R <sub>L</sub> = 150, C <sub>L</sub> = 1.1pF		0.008		%
dP	Differential Phase Error	NTC-7, R <sub>L</sub> = 150, C <sub>L</sub> = 1.1pF		0.01		0
BW	Small Signal -3dB Bandwidth	$V_{OUT} = 0.2V_{P-P}; R_L = 500\Omega, C_L = 1.1pF$		620		MHz
		$V_{OUT} = 0.2V_{P-P}; R_L = 150\Omega, C_L = 2.1pF$		530		MHz
	Large Signal -3dB Bandwidth	$V_{OUT} = 2V_{P-P}; R_L = 500\Omega, C_L = 1.1pF$		280		MHz
		$V_{OUT} = 2V_{P-P}; R_L = 150\Omega, C_L = 1.1pF$		260		MHz
FBW	0.1dB Bandwidth	$V_{OUT} = 2V_{P-P}; R_L = 500\Omega, C_L = 1.1pF$		160		MHz
		$V_{OUT} = 2V_{P-P}; R_L = 150\Omega, C_L = 1.1pF$		50		MHz
SR	Slew Rate	25% to 75%, R <sub>L</sub> = 150 $\Omega$ , Input Enabled, C <sub>L</sub> = 2.1pF		1600		V/µs
FRANSIENT RE	SPONSE					
tr, tf Large	Large Signal Rise, Fall Times, tr, tf, 10% - 90%	$V_{OUT} = 2V_{P-P}; R_L = 500\Omega, C_L = 1.1pF$		1.2		ns
Signal		$V_{OUT} = 2V_{P-P}; R_L = 150\Omega, C_L = 2.1pF$		1.3		ns
tr, tf, Small Signal	Small Signal Rise, Fall Times, tr, tf, 10% - 90%	$V_{OUT} = 0.2 V_{P-P}; R_L = 500\Omega, C_L = 1.1 pF$		0.7		ns
		$V_{OUT}$ = 0.2 $V_{P-P}$ ; $R_L$ = 150 $\Omega$ , $C_L$ = 2.1pF		0.9		ns
ts 0.1%	Settling TIme to 0.1%	$V_{OUT} = 2V_{P-P}; R_L = 500\Omega, C_L = 1.1pF$		7.2		ns
		$V_{OUT} = 2V_{P-P}$ ; $R_L = 150\Omega$ , $C_L = 2.1pF$		8.2		ns
ts 1%	Settling TIme to 1%	$V_{OUT} = 2V_{P-P}$ ; $R_L = 500\Omega$ , $C_L = 1.1pF$		4		ns
		$V_{OUT} = 2V_{P-P}$ ; $R_L = 150\Omega$ , $C_L = 2.1pF$		4.3		ns
SWITCHING CH	IARACTERISTICS					
V <sub>GLITCH</sub>	Channel - to- Channel Switching Glitch	$V_{IN} = 0V, R_L = 500\Omega; C_L = 1.1pF$		90		mV <sub>P-F</sub>
		$V_{IN} = 0V, R_L = 150\Omega; C_L = 2.1pF$		15		mV <sub>P-F</sub>
	Enable Switching Glitch	$V_{IN} = 0V, R_L = 500\Omega; C_L = 1.1pF$		1.8		V <sub>P-P</sub>
		$V_{IN} = 0V, R_L = 150\Omega; C_L = 2.1pF$		1.35		V <sub>P-P</sub>
	HIZ Switching Glitch	$V_{IN} = 0V, R_{L} = 500\Omega; C_{L} = 1.1pF$		340		mV <sub>P-F</sub>
		$V_{IN} = 0V, R_L = 150\Omega; C_L = 2.1pF$		340		mV <sub>P-F</sub>
t <sub>SW-L-H</sub>	Channel Switching Time Low to High	1.2V logic threshold to 10% movement of analog output		24		ns
t <sub>SW-H-L</sub>	Channel Switching Time High to Low	1.2V logic threshold to 10% movement of analog output		24		ns
tpd	Propagation Delay	10% to 10%		0.55		ns


NOTE:

7. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.





**Typical Performance Curves**  $V_S = \pm 5V$ ,  $R_L = 500\Omega$  to GND,  $T_A = +25^{\circ}C$ , unless otherwise specified. (Continued)



### **Typical Performance Curves** $V_S = \pm 5V$ , $R_L = 500\Omega$ to GND, $T_A = +25^{\circ}C$ , unless otherwise specified. (Continued)







FIGURE 13. DIFFERENTIAL GAIN AND PHASE;  $V_{OUT}$  = 0.2 $V_{P-P}$ ,  $F_O$  = 3.58MHz,  $R_L$  = 500 $\Omega$ 










FIGURE 14. DIFFERENTIAL GAIN AND PHASE;  $V_{OUT}$  = 0.2 $V_{P-P}$ ,  $F_O$  = 3.58MHz,  $R_L$  = 150 $\Omega$ 






FIGURE 16. SMALL SIGNAL TRANSIENT RESPONSE;  $R_L$  = 150 $\Omega$ 










FIGURE 19. PULSE OVERSHOOT vs V<sub>OUT</sub>, C<sub>L</sub>; R<sub>L</sub> = 500 $\Omega$ 










FIGURE 20. PULSE OVERSHOOT vs V\_OUT, C\_L; R\_L = 150  $\Omega$ 




FIGURE 22. CHANNEL TO CHANNEL TRANSIENT RESPONSE  $V_{\text{IN}}$  = 1V





FIGURE 24. ENABLE TRANSIENT RESPONSE VIN = 1V

**Typical Performance Curves**  $V_{S} = \pm 5V$ ,  $R_{L} = 500\Omega$  to GND,  $T_{A} = +25^{\circ}C$ , unless otherwise specified. (Continued)

**Typical Performance Curves**  $V_{S} = \pm 5V$ ,  $R_{L} = 500\Omega$  to GND,  $T_{A} = +25^{\circ}C$ , unless otherwise specified. (Continued)








FIGURE 27. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE


## **Pin Descriptions**

ISL59446 (32 LD QFN)	PIN NAME	EQUIVALENT CIRCUIT	DESCRIPTION	
1	IN1A	Circuit 1	Channel 1 input for output amplifier "A"	
2, 4, 8, 13, 15, 24, 28, 30	NIC		Not Internally Connected; it is recommended these pins be tied to ground to minimize crosstalk.	
3	IN1B	Circuit 1	Channel 1 input for output amplifier "B"	
5	IN1C	Circuit 1	Channel 1 input for output amplifier "C"	
6	GNDB	Circuit 4	Ground pin for output amplifier "B"	
7	IN2A	Circuit 1	Channel 2 input for output amplifier "A"	
9	IN2B	Circuit 1	Channel 2 input for output amplifier "B"	
10	IN2C	Circuit 1	Channel 2 input for output amplifier "C"	
11	GNDC	Circuit 4	Ground pin for output amplifier "C"	
12	IN3A	Circuit 1	Channel 3 input for output amplifier "A"	
14	IN3B	Circuit 1	Channel 3 input for output amplifier "B"	
16	IN3C	Circuit 1	Channel 3 input for output amplifier "C"	
17	S1	Circuit 2	Channel selection pin MSB (binary logic code)	
18	S0	Circuit 2	Channel selection pin. LSB (binary logic code)	
19	OUTC	Circuit 3	Output of amplifier "C"	
20	OUTB	Circuit 3	Output of amplifier "B"	
21	V-	Circuit 4	Negative power supply	
22	OUTA	Circuit 3	Output of amplifier "A"	
23	V+	Circuit 4	Positive power supply	
25	ENABLE	Circuit 2	Device enable (active low). Internal pull-down resistor ensures device is active with no connection to this pin. A logic High puts device into power-down mode and only the logic circuitry is active. Logic states are preserved post power-down.	
26	HIZ	Circuit 2	Output disable (active high). Internal pull-down resistor ensures the device will be active w no connection to this pin. A logic high, puts the outputs in a high impedance state. Use t state to control logic when more than one MUX-amp share the same video output line.	
27	IN0C	Circuit 1	Channel 0 for output amplifier "C"	
29	IN0B	Circuit 1	Channel 0 for output amplifier "B"	
31	IN0A	Circuit 1	Channel 0 for output amplifier "A"	
32	GNDA	Circuit 4	Ground pin for output amplifier "A"	










CIRCUIT 3

**1M**Ω





**CIRCUIT 4** 

## AC Test Circuits




FIGURE 28A. TEST CIRCUIT WITH OPTIMAL OUTPUT LOAD






FIGURE 28B. INTER-STAGE APPLICATION CIRCUIT




\*C<sub>L</sub> Includes PCB trace capacitance

FIGURE 28C. 500  $\Omega$  TEST CIRCUIT WITH 50  $\Omega$  LOAD



\*CL Includes PCB trace capacitance

FIGURE 28D. 150 $\Omega$  TEST CIRCUIT WITH 50 $\Omega$  LOAD



\*CL Includes PCB trace capacitance

FIGURE 28E. BACKLOADED TEST CIRCUIT FOR 75  $\Omega$  VIDEO CABLE APPLICATION

#### AC Test Circuits

Figures 28C and 28D illustrate the optimum output load for testing AC performance at  $500\Omega$  and  $150\Omega$  loads. Figure 28E illustrates the optimum output load for  $50\Omega$  and  $75\Omega$  cable-driving.

## Application Information

#### General

Key features of the ISL59446 include a fixed gain of 2, buffered high impedance analog inputs and excellent AC performance at output loads down to  $150\Omega$  for video cable-driving. The current feedback output amplifiers are stable operating into capacitive loads.

For the best isolation and crosstalk rejection, all GND pins and NIC pins must connect to the GND plane.

#### AC Design Considerations

High speed current-feed amplifiers are sensitive to capacitance at the inverting input and output terminals. The ISL59446 has an internally set gain of 2, so the inverting input is not accessible. Capacitance at the output terminal increases gain peaking (Figure 1) and pulse overshoot (Figures 19 and 20). The AC response of the ISL59446 is optimized for a total output capacitance of up to 2.1pF over the load range of  $150\Omega$  to  $500\Omega$ . When PCB trace capacitance and component capacitance exceed 2pF, pulse overshoot becomes strongly dependent on the input pulse amplitude and slew rate. This effect is shown in Figures 19 and 20, which show approximate pulse overshoot as a function of input slew rate and output capacitance. Fast pulse rise and fall times (<150ns) at input amplitudes above 0.2V, cause the input pulse slew rate to exceed the 1600V/µs output slew rate of the ISL59446. At 125ps rise time, pulse input amplitudes >0.2V cause slew rate limit operation. Increasing levels of output capacitance reduce stability resulting in increased overshoot, and settling time.

PC board trace length should be kept to a minimum in order to minimize output capacitance and prevent the need for controlled impedance lines. At 500MHz trace lengths approaching 1" begin exhibiting transmission line behavior and may cause excessive ringing if controlled impedance traces are not used. Figure 28A shows the optimum inter-stage circuit when the total output trace length is less than the critical length of the highest signal frequency.

For applications where pulse response is critical and where inter-stage distances exceed  $L_{CRIT}$ , the circuit shown in Figure 28B is recommended. Resistor  $R_S$  constrains the capacitance seen by the amplifier output to the trace capacitance from the output pin to the resistor. Therefore,  $R_S$  should be placed as close to the ISL59446 output pin as possible. For inter-stage distances much greater than  $L_{CRIT}$ , the back-loaded circuit shown in Figure 28E should be used with controlled impedance PCB lines, with  $R_S$  and  $R_L$  equal to the controlled impedance.

For applications where inter-stage distances are long, but pulse response is not critical, capacitor  $C_S$  can be added to low values of  $R_S$  to form a low-pass filter to dampen pulse overshoot. This approach avoids the need for the large gain correction required by the -6dB attenuation of the

back-loaded controlled impedance interconnect. Load resistor RL is still required but can be  $500\Omega$  or greater, resulting in a much smaller attenuation factor.

#### **Control Signals**

S0, S1, ENABLE, HIZ - These are binary coded, TTL/CMOS compatible control inputs. The S0, S1 pins select the inputs. All three amplifiers are switched simultaneously from their respective inputs. The ENABLE pin is used to disable the part to save power, and the HIZ pin to set the output stage in a high impedance state. For control signal rise and fall times less than 10ns the use of termination resistors close to the part may be necessary to prevent reflections and to minimize transients coupled to the output.

#### **Power-Up Considerations**

The ESD protection circuits use internal diodes from all pins to the V+ and V- supplies. In addition, a dV/dT- triggered clamp is connected between the V+ and V- pins, as shown in the Equivalent Circuits 1 through 4 section of the Pin Description table. The dV/dT triggered clamp imposes a maximum supply turn-on slew rate of  $1V/\mu$ s. Damaging currents can flow for power supply rates-of-rise in excess of  $1V/\mu$ s, such as during hot plugging. Under these conditions, additional methods should be employed to ensure the rate of rise is not exceeded.

Consideration must be given to the order in which power is applied to the V+ and V- pins, as well as analog and logic input pins. Schottky diodes (Motorola MBR0550T or equivalent) connected from V+ to ground and V- to ground (Figure 30) will shunt damaging currents away from the internal V+ and V- ESD diodes in the event that the V+ supply is applied to the device before the V- supply.

If positive voltages are applied to the logic or analog video input pins before V+ is applied, current will flow through the internal ESD diodes to the V+ pin. The presence of large decoupling capacitors and the loading effect of other circuits connected to V+, can result in damaging currents through the ESD diodes and other active circuits within the device. Therefore, adequate current limiting on the digital and analog inputs is needed to prevent damage during the time the voltages on these inputs are more positive than V+.

#### HIZ State

An internal pull-down resistor ensures the device will be active with no connection to the HIZ pin. The HIZ state is established within approximately 20ns (Figure 26) by placing a logic high (>2V) on the HIZ pin. If the HIZ state is selected, the output impedance is ~1000 $\Omega$  (Figure 8). The supply current during this state is same as the active state.

#### ENABLE and Power-Down States

The enable pin is active low. An internal pull-down resistor ensures the device will be active with no connection to the ENABLE pin. The power-down state is established within approximately 200ns (Figure 24), if a logic high (>2V) is placed on the ENABLE pin. In the power-down state, the output has no leakage but has a large variable capacitance (on the order of 15pF), and is capable of being back-driven. Under this condition, large incoming slew rates can cause fault currents of tens of mA. Therefore, the parallel connection of multiple outputs is not recommended unless the application can tolerate the limited power-down output impedance.

#### Limiting the Output Current

No output short circuit current limit exists on these parts. All applications need to limit the output current to less than 50mA. Adequate thermal heat sinking of the parts is also required.

## PC Board Layout

The AC performance of this circuit depends greatly on the care taken in designing the PC board. The following are recommendations to achieve optimum high frequency performance from your PC board.

- The use of low inductance components such as chip resistors and chip capacitors is strongly recommended.
- Minimize signal trace lengths. Trace inductance and capacitance can easily limit circuit performance. Avoid sharp corners, use rounded corners when possible. Vias in the signal lines add inductance at high frequency and should be avoided. PCB traces greater than 1" begin to exhibit transmission line characteristics with signal rise/fall times of 1ns or less. High frequency performance may be degraded for traces greater than one inch, unless strip line are used.




FIGURE 29. SCHOTTKY PROTECTION CIRCUIT

- Match Channel-Channel analog I/O trace lengths and layout symmetry. This will minimize propagation delay mismatches.
- Maximize use of AC decoupled PCB layers. All signal I/O lines should be routed over continuous ground planes (i.e. no split planes or PCB gaps under these lines). Avoid vias in the signal I/O lines.
- Use proper value and location of termination resistors. Termination resistors should be as close to the device as possible.
- When testing use good quality connectors and cables, matching cable types and keeping cable lengths to a minimum.
- Minimum of 2 power supply decoupling capacitors are recommended (1000pF, 0.01µF) as close to the devices as possible - avoid vias between the cap and the device because vias add unwanted inductance. Larger caps can be farther away. When vias are required in a layout, they should be routed as far away from the device as possible.
- The NIC pins are placed on both sides of the input pins. These pins are not internally connected to the die. It is recommended these pins be tied to ground to minimize crosstalk.


# The QFN Package Requires Additional PCB Layout Rules for the Thermal Pad


The thermal pad is electrically connected to V- supply through the high resistance IC substrate. Its primary function is to provide heat sinking for the IC. However, because of the connection to the V- supply through the substrate, the thermal pad must be tied to the V- supply to prevent unwanted current flow to the thermal pad. Do <u>not</u> tie this pin to GND as this could result in large back biased currents flowing between GND and V-. The ISL59446 the package with pad dimensions of D2 = 2.48mm and E2 = 3.4mm.

Maximum AC performance is achieved if the thermal pad is attached to a dedicated decoupled layer in a multi-layered PC board. In cases where a dedicated layer is not possible, AC performance may be reduced at upper frequencies.

 The thermal pad requirements are proportional to power dissipation and ambient temperature. A dedicated layer eliminates the need for individual thermal pad area. When a dedicated layer is not possible a 1" x 1" pad area is sufficient for the ISL59446 that is dissipating 0.5W in +50°C ambient. Pad area requirements should be evaluated on a case by case basis.

## Quad Flat No-Lead Plastic Package (QFN) Micro Lead Frame Plastic Package (MLFP)





#### L32.5x6A (One of 10 Packages in MDP0046) 32 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (COMPLIANT TO JEDEC MO-220)

	MILLIMETERS			
SYMBOL	MIN	NOMINAL	MAX	NOTES
А	0.80	0.90	1.00	-
A1	0.00	0.02	0.05	-
D		5.00 BSC		-
D2		2.48 REF		-
E	6.00 BSC			-
E2	3.40 REF			-
L	0.45	0.45 0.50 0.55		-
b	0.17 0.22 0.27			-
С	0.20 REF			-
е	0.50 BSC			-
Ν	32 REF			4
ND	7 REF			6
NE	9 REF			5

#### NOTES:

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Tiebar view shown is a non-functional feature.
- 3. Bottom-side pin #1 I.D. is a diepad chamfer as shown.
- 4. N is the total number of terminals on the device.
- NE is the number of terminals on the "E" side of the package (or Y-direction).
- 6. ND is the number of terminals on the "D" side of the package (or X-direction). ND = (N/2)-NE.
- 7. Inward end of terminal may be square or circular in shape with radius (b/2) as shown.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Rev 1 2/09